AN027 -- Temperature Compensation

TRF370417 TRF370417: Optimizing OIP3 performance at LO frequencies beyond 4.5GHz

Engineers often face the challenge of choosing the input voltage rail that works best for the DC-DCconverter at the point-of-load (POL). High voltage rails above 12 V usually demand intermediateregulation stages that reduce overall efficiency and add to cost. However the new generation of regulatorand controller ICs afford POL regulation from these high input rails directly. Typically the

When performing measurements on DC-DC converters using pulse frequency modulation (PFM), proper care must be taken to ensure that the measurements are accurate. Due to the nature of a converter operat

Flash Read Error and Susceptibility for MSP430F54xxA

AN-1323 Updating DP83815 MacPHYTER Hardware Designs to DP83816 MacPHYTER-II

Docking stations for portable electronics require the capability to connect a system with a live-running bus to a disabled or powered-down system. This hot-docking event must not cause any electrical damage electrical signal glitches or data corruption. This application report explains the use of TI FET bus-switch products with precharge to accomplish this connection.

TVP5160 PCB Layout Guidelines

Entering Standby and Halt Mode on F05 Devices Application Report

Due to rapid migration to lower power-supply voltages, bus translators often are necessary as an interface between separately powered components of a logic system. This application report discusses th

The TMS320VC547x (VC547x) generation of devices including the TMS320VC5470 and the TMS320VC5471 has a master TMS470R1x (ARM7TDMIE) microcontroller unit (MCU) CPU with a slave TMS320C54x™ (C54x™) digital signal processor (DSP) CPU. Inter-processor communication (IPC) between the two processors can be performed using various methods. This document describes an interrupt-driven method o

This article has been contributed to the TI Developer Wiki. To see the most recently updated version or to contribute, visit this topic at:<p> <a href=http://processors.wiki.ti.com/index.php/AM35x_Hi

Difficulty receiving messages on phases B and D of the FLEXTM signal while successfully receiving messages on Phases A and C usually indicates the receiver audio output is not properly interfaced to the TLV5590. The FLEX chipset requires proper consideration of the TLV5590 input interface to insure the correct digital conversion of the demodulated 4 Level FSK (Frequency Shift Keying) audio output

The DSP101 and DSP102 sampling analog-to-digital converters have all the interface logic to connect directly to popular digital signal processor ICs from ADI AT&T Motorola and Texas Instruments. A unique tag input allows additional serial data to be appended to the serial data stream that is sent to the DSP processor. When the DSP101 is coupled with an analog multiplexer this tag feature can

Fiber optic transmission is assuming an increasingly important role in systems for wide-band analog signals and digital signals with high data rates. Although the number of applications for digital networks and telecommunications systems is skyrocketing analog transmission is still vital to many applications. Analog systems with bandwidths of up to 150MHz are used for wide-band RGB signal distrib

This design note describes ways to drive an optocoupler. One of the most popular is to use a TL431 Adjustable-Shunt Regulator. However a regulator-control lC-such as the UC3832 UC3833 or UC3836 substituted for the TL43431-provides numerous additional features besides regulating the output. Overcurrent limiting and fault-protection handshaking with external control logic and the introduction of

Reading Data from the ADS7862 Reading Data from the ADS7862