## Low Noise/Low Power/ $/{ }^{2} C^{\circledR}$ Bus/256 Taps

The X95820 integrates two digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the $\mathrm{I}^{2} \mathrm{C}$ bus interface. Each potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR), that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power up the device recalls the contents of the two DCP's IVR to the corresponding WRs.

The DCPs can be used as three-terminal potentiometers or as two-terminal variable resistors in a wide variety of applications including control, parameter adjustments, and signal processing.

## Ordering Information

| PART NUMBER | PART <br> MARKING | RESISTANCE <br> OPTION | PACKAGE |
| :--- | :---: | :---: | :--- |
| X95820WV14I-2.7* | X95820WV G | $10 \mathrm{k} \Omega$ | 14 Ld TSSOP |
| X95820WV14IZ-2.7* <br> (Note) | X95820WV Z G | $10 \mathrm{k} \Omega$ | 14 Ld TSSOP <br> (Pb-free) |
| X95820UV14I-2.7* | X95820UV G | $50 \mathrm{k} \Omega$ | 14 Ld TSSOP |
| X95820UV14IZ-2.7* <br> (Note) | X95820UV Z G | $50 \mathrm{k} \Omega$ | 14 Ld TSSOP <br> (Pb-free) |

*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- Two potentiometers in one package
- 256 resistor taps-0.4\% resolution
- $2 \mathrm{~F} C$ serial interface
- Three address pins, up to eight devices/bus
- Wiper resistance: 7@ typical @ 3.3V
- Non-volatile storage of wiper position
- Standby current $<5 \mu \mathrm{~A}$ max
- Power supply: 2.7 V to 5.5 V
- $50 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$ total resistance
- High reliability
- Endurance: 150,000 data changes per bit per register
- Register data retention: 50 years @ T $\leq 75^{\circ} \mathrm{C}$
- 14 Ld TSSOP
- Pb-free plus anneal available (RoHS compliant)


## Pinouts

X95820
(14 LD TSSOP)
TOP VIEW


## Block Diagram



PiN Descriptions

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{CC}}$ | Power supply pin |
| 2 | $\overline{\mathrm{WP}}$ | Hardware write protection pin. Active low. Prevents any "Write" operation of the $\mathrm{I}^{2} \mathrm{C}$ interface. |
| 3 | RH0 | "High" terminal of DCP0 |
| 4 | RLO | "Low" terminal of DCPO |
| 5 | RW0 | "Wiper" terminal of DCPO |
| 6 | A2 | Device address for the $\mathrm{I}^{2} \mathrm{C}$ interface |
| 7 | SCL | $\mathrm{I}^{2} \mathrm{C}$ interface clock |
| 8 | SDA | Serial data I/O for the $\mathrm{I}^{2} \mathrm{C}$ interface |
| 9 | GND | Ground |
| 10 | RW1 | "Wiper" terminal of DCP1 |
| 11 | RL1 | "Low" terminal of DCP1 |
| 12 | RH1 | "High" terminal of DCP1 |
| 13 | A0 | Device address for the $\mathrm{I}^{2} \mathrm{C}$ interface |
| 14 | A1 | Device address for the $\mathrm{I}^{2} \mathrm{C}$ interface |

## Absolute Maximum Ratings

Storage Temperature . $\qquad$ Voltage at Any Digital Interface Pin
with Respect to GND $\qquad$ 0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3$
$V_{C C}$
CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +6V
Voltage at Any DCP Pin with Respect to GND ...... -0.3V to $\mathrm{V}_{\mathrm{CC}}$
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . . . 300º C
IW (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 6 m A$

## Recommended Operating Conditions

| Temperature Range (Industrial) | -40'C to 850 |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 2.7 V to 5.5 V |
| Power Rating of Each DCP | 5 mW |
| Wiper Current of Each DCP. | . $\pm 3.0 \mathrm{~mA}$ |

VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7 V to 5.5 V
Wiper Current of Each DCP. . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 3.0 \mathrm{~mA}$

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Analog Specifications Over recommended operating conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 1) } \end{aligned}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOtAL }}$ | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance | W, U versions respectively |  | 10, 50 |  | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance Tolerance |  | $-20$ |  | +20 | \% |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} @ 25^{\circ} \mathrm{C} \\ & \text { Wiper current }=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }} \end{aligned}$ |  | 70 | 200 | $\Omega$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitance (Note 15) |  |  | 10/10/25 |  | pF |
| lıkgDCP | Leakage on DCP Pins (Note 15) | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| VOLTAGE DIVIDER MODE (0V @ RLi ; $\mathrm{V}_{\mathrm{CC}} @$ R $\mathrm{H}_{\mathrm{i}}$; measured at $\mathrm{RW}_{\mathrm{i}}$, unloaded; $\mathrm{i}=0$ or 1 ) |  |  |  |  |  |  |
| INL (Note 6) | Integral Non-linearity |  | -1 |  | 1 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 2) } \end{aligned}$ |
| DNL (Note 5) | Differential Non-linearity | Monotonic over all tap positions | -0.5 |  | 0.5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 2) } \end{aligned}$ |
| ZSerror (Note 3) | Zero-scale Error | U option | 0 | 1 | 7 | $\begin{gathered} \text { LSB } \\ \text { (Note 2) } \end{gathered}$ |
|  |  | W option | 0 | 0.5 | 2 |  |
| FSerror (Note 4) | Full-scale Error | U option | -7 | -1 | 0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | W option | -2 | -1 | 0 |  |
| $\mathrm{V}_{\text {MATCH }}$ (Note 7) | DCP to DCP Matching | Any two DCPs at same tap position, same voltage at all RH terminals, and same voltage at all RL terminals | -2 |  | 2 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 2) } \end{aligned}$ |
| TCV (Note 8) | Ratiometric Temperature Coefficient | DCP Register set to 80 hex |  | $\pm 4$ |  | ppm/C |

RESISTOR MODE (Measurements between $R W_{i}$ and $R L_{i}$ with $R H_{i}$ not connected, or between $R W_{i}$ and $R H_{i}$ with $R L_{i}$ not connected. $\mathrm{i}=0$ or 1 )

| RINL (Note 12) | Integral Non-linearity | DCP register set between 20 hex and FF hex. Monotonic over all tap positions | -1 |  | 1 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 9) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDNL <br> (Note 11) | Differential Non-linearity |  | -0.5 |  | 0.5 | $\begin{gathered} \mathrm{Ml} \\ (\text { Note } 9) \end{gathered}$ |
| Roffset (Note 10) | Offset | DCP Register set to 00 hex, U option | 0 | 1 | 7 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 9) } \end{gathered}$ |
|  |  | DCP Register set to 00 hex, W option | 0 | 0.5 | 2 | $\begin{gathered} \mathrm{MI} \\ (\text { Note 9) } \end{gathered}$ |
| $\mathrm{R}_{\text {MATCH }}$ <br> (Note 13) | DCP to DCP Matching | Any two DCPs at the same tap position with the same terminal voltages. | -2 |  | 2 | $\begin{gathered} \mathrm{Ml} \\ \text { (Note 9) } \end{gathered}$ |
| $\begin{gathered} \mathrm{TC}_{\mathrm{R}} \\ (\text { Note 14) } \end{gathered}$ | Resistance Temperature Coefficient | DCP register set between 20 hex and FF hex |  | $\pm 45$ |  | ppm/C |

Operating Specifications Over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 1) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CC1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Volatile write/read) | $\begin{aligned} & \hline \mathrm{fSCL}=400 \mathrm{kHz} ; \mathrm{SDA}=\text { Open; (for } \mathrm{I}^{2} \mathrm{C}, \\ & \text { Active, Read and Volatile Write States only) } \end{aligned}$ |  |  | 1 | mA |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (nonvolatile write) | $\begin{aligned} & \mathrm{fSCL}=400 \mathrm{kHz} ; \mathrm{SDA}=\text { Open; (for } \mathrm{I}^{2} \mathrm{C}, \\ & \text { Active, Nonvolatile Write State only) } \end{aligned}$ |  |  | 3 | mA |
| ISB | $\mathrm{V}_{\text {CC }}$ Current (standby) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=+3.6 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 2 | $\mu \mathrm{A}$ |
| $l_{\text {Lkg }}$ (ig | Leakage Current, at Pins A0, A1, A2, SDA, SCL, and $\overline{W P}$ Pins | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & t_{\text {DCP }} \\ & \text { (Note 15) } \end{aligned}$ | DCP Wiper Response Time | SCL falling edge of last bit of DCP Data Byte to wiper change |  |  | 1 | $\mu \mathrm{s}$ |
| Vpor | Power-on Recall Voltage | Minimum $\mathrm{V}_{\mathrm{CC}}$ at which memory recall occurs | 1.8 |  | 2.6 | V |
| VccRamp | $\mathrm{V}_{\text {CC }}$ Ramp Rate |  | 0.2 |  |  | V/ms |
| $t_{\text {D }}$ (Note 15) | Power-up Delay | $\mathrm{V}_{\mathrm{CC}}$ above Vpor, to DCP Initial Value Register recall completed, and $\mathrm{I}^{2} \mathrm{C}$ Interface in standby state |  |  | 3 | ms |
| EEPROM SPECS |  |  |  |  |  |  |
|  | EEPROM Endurance |  | 150,000 |  |  | Cycles |
|  | EEPROM Retention | Temperature $\leq 75{ }^{\circ} \mathrm{C}$ | 50 |  |  | Years |

## SERIAL INTERFACE SPECS

| $\mathrm{V}_{\text {IL }}$ | WP, A2, A1, A0, SDA, and SCL input buffer LOW voltage |  | -0.3 | 0.3*Vcc | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | WP, A2, A1, A0, SDA, and SCL Input Buffer HIGH Voltage |  | $0.7^{*} \mathrm{Vcc}$ | Vcc+0.3 | V |
| Hysterisis (Note 15) | SDA and SCL input buffer hysterisis |  | $\begin{gathered} 0.05^{*} \\ \mathrm{Vcc} \end{gathered}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ (Note 15) | SDA Output Buffer LOW Voltage, Sinking 4mA |  | 0 | 0.4 | V |
| Cpin (Note 15) | WP, A2, A1, A0, SDA, and SCL Pin Capacitance |  |  | 10 | pF |
| ${ }^{\text {f SCL }}$ | SCL Frequency |  |  | 400 | kHz |
| $t_{\mathrm{IN}}$ (Note 15) | Pulse Width Suppression <br> Time at SDA and SCL Inputs | Any pulse narrower than the max spec is suppressed. |  | 50 | ns |
| ${ }^{t} A A$ (Note 15) | SCL Falling Edge to SDA Output Data Valid | SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA exits the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window. |  | 900 | ns |
| $t_{B U F}$ <br> (Note 15) | Time the Bus Must be Free Before the Start of a New Transmission | SDA crossing $70 \%$ of $V_{C C}$ during a STOP condition, to SDA crossing $70 \%$ of $V_{C C}$ during the following START condition. | 1300 |  | ns |
| tow | Clock LOW Time | Measured at the $30 \%$ of $\mathrm{V}_{\text {CC }}$ crossing. | 1300 |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | Clock HIGH Time | Measured at the $70 \%$ of $\mathrm{V}_{\text {CC }}$ crossing. | 600 |  | ns |
| tsu:STA | START Condition Setup Time | SCL rising edge to SDA falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  | ns |
| $t_{\text {thD }}$ STA | START Condition Hold Time | From SDA falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SCL falling edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  | ns |

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsu:DAT | Input Data Setup Time | From SDA exiting the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window, to SCL rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | 100 |  |  | ns |
| $t_{\text {HD }}$ DAT | Input Data Hold Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SDA entering the $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ window. | 0 |  |  | ns |
| tsu:STO | STOP Condition Setup Time | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$, to SDA rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}} \mathrm{STO}$ | STOP Condition Setup Time | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| ${ }^{\text {t }}$ ( (Note 15) | Output Data Hold Time | From SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA enters the $30 \%$ to $70 \%$ of $V_{C C}$ window. | 0 |  |  | ns |
| $t_{R}$ (Note 15) | SDA and SCL Rise Time | From $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1^{*} \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| $\mathrm{t}_{\mathrm{F}}$ (Note 15) | SDA and SCL Fall Time | From $70 \%$ to $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1^{*} \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| Cb (Note 15) | Capacitive Loading of SDA or SCL | Total on-chip and off-chip | 10 |  | 400 | pF |
| Rpu (Note 15) | SDA and SCL Bus Pull-up reslstor Off-chip | Maximum is determined by $t_{R}$ and $t_{F}$. <br> For $\mathrm{Cb}=400 \mathrm{pF}$, max is about $2 \sim 2.5 \mathrm{k} \Omega$. <br> For $\mathrm{Cb}=40 \mathrm{pF}$, $\max$ is about $15 \sim 20 \mathrm{k} \Omega$. | 1 |  |  | k $\Omega$ |
| $\begin{gathered} \text { twp } \\ \text { (Notes } 15,16 \text { ) } \end{gathered}$ | Non-volatile Write Cycle Time |  |  | 12 | 20 | ms |
| tsu:WPA | A2, A1, A0, and $\overline{\mathrm{WP}}$ Setup Time | Before START condition | 600 |  |  | ns |
| ${ }^{\text {thD }}$ :WPA | A2, A1, A0, and $\overline{\mathrm{WP}}$ Hold Time | After STOP condition | 600 |  |  | ns |

## SDA vs. SCL Timing



## $\overline{W P}, A 0, A 1$, and A2 Pin Timing



NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
2. LSB: $\left[V(R W)_{255}-V(R W)_{0}\right] / 255 . V(R W)_{255}$ and $V(R W)_{0}$ are $V(R W)$ for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
3. ZS error $=\mathrm{V}(\mathrm{RW})_{0} / \mathrm{LSB}$.
4. FS error $=\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}_{\mathrm{CC}}\right] / \mathrm{LSB}$.
5. $\mathrm{DNL}=\left[\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\mathrm{V}(\mathrm{RW})_{\mathrm{i}-1}\right] / \mathrm{LSB}-1$, for $\mathrm{i}=1$ to 255 . i is the DCP register setting.
6. $\mathrm{INL}=\left[\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\left(\mathrm{i} \cdot \mathrm{LSB}-\mathrm{V}\left(\mathrm{RW}_{\mathrm{D}}\right)\right] / \mathrm{LSB}\right.$ for $\mathrm{i}=1$ to 255.
7. $\mathrm{V}_{\mathrm{MATCH}}=\left[\mathrm{V}(R W \mathrm{x})_{\mathrm{i}}-\mathrm{V}(R W y)_{\mathrm{i}}\right] / \mathrm{LSB}$, for $\mathrm{i}=0$ to $255, \mathrm{x}=0$ to 1 and $\mathrm{y}=0$ to 1 .
8. $\mathrm{TC}_{\mathrm{V}}=\frac{\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{125^{\circ} \mathrm{C}}$
for $\mathrm{i}=16$ to 240 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. $\operatorname{Max}()$ is the maxi mum value of the wiper voltage and $\operatorname{Min}()$ is the minimum value of the wiper voltage over the temperature range.
9. $\mathrm{MI}=\left|\mathrm{R}_{255}-\mathrm{R}_{0}\right| / 255 . \mathrm{R}_{255}$ and $\mathrm{R}_{0}$ are the measured resistances for the DCP register set to FF hex and 00 hex respectively.
10. Roffset $=R_{0} / M I$, when measuring between RW and RL.

Roffset $=R_{255} / \mathrm{MI}$, when measuring between RW and RH.
11. $R D N L=\left(R_{i}-R_{i-1}\right) / M I$, for $i=32$ to 255.
12. RINL $=\left[R_{i}-(M I \cdot i)-P\right] / M I$, for $i=32$ to 255 .
13. $\mathrm{R}_{\text {MATCH }}=\left(\mathrm{R}_{\mathrm{i}, \mathrm{x}}-\mathrm{R}_{\mathrm{i}, \mathrm{y}}\right) / \mathrm{MI}$, for $\mathrm{i}=0$ to $255, \mathrm{x}=0$ to 1 and $\mathrm{y}=0$ to 1 .
14. $\mathrm{TC}_{\mathrm{R}}=\frac{[\mathrm{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\mathrm{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{125^{\circ} \mathrm{C}}$
for $\mathrm{i}=32$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Max ( ) is the maximum val ue of the resistance and Min () is the minimum value of the resistance over the temperature range.
15. This parameter is not $100 \%$ tested.
16. $t_{W C}$ is the minimum cycle time to be allowed for any non-volatile Write by the user, unless Acknowledge Polling is used. It is the time from a valid STOP condition at the end of a Write sequence of a $I^{2}$ C serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.

## Typical Performance Curves



FIGURE 1. WIPER RESISTANCE vs TAP POSITION
$\left[\mathrm{I}(\mathrm{RW})=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }}\right]$ FOR $50 \mathrm{k} \Omega(\mathrm{U})$


FIGURE 2. STANDBY Icc vs VCc

## Typical Performance Curves (Continued)



FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10 \mathrm{k} \Omega$ (W)


FIGURE 5. ZSerror vs TEMPERATURE


FIGURE 7. DNL vs TAP POSITION IN Rheostat MODE FOR $50 k \Omega$ (U)


FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10 \mathrm{k} \Omega$ (W)


FIGURE 6. FSerror vs TEMPERATURE


FIGURE 8. INL vs TAP POSITION IN Rheostat MODE FOR $50 \mathrm{k} \Omega$ (U)

## Typical Performance Curves (Continued)



FIGURE 9. END TO END RTOTAL \% CHANGE vs TEMPERATURE


FIGURE 11. TC FOR Rheostat MODE IN ppm


FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)


FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm


FIGURE 12. FREQUENCY RESPONSE (2.2MHz)


FIGURE 14. LARGE SIGNAL SETTLING TIME

## Principles of Operation

The X95820 in as integrated circuit incorporating two DCPs with their associated registers, non-volatile memory, and a $I^{2} \mathrm{C}$ serial interface providing direct communication between a host and the potentiometers and memory.

## DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR<7:0>: 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of a DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (00h) to all ones ( 255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.

While the X95820 is being powered up, all two WRs are reset to 80 h ( 128 decimal), which locates RW roughly at the center between RL and RH. Soon after the power supply voltage becomes large enough for reliable non-volatile memory reading, the X95820 reads the value stored on two different non-volatile Initial Value Registers (IVRs) and loads them into their corresponding WRs.

The WRs and IVRs can be read or written directly using the $I^{2} \mathrm{C}$ serial interface as described in the following sections.

## Memory Description

The X95820 contains eight non-volatile bytes. they are accessed by $\mathrm{I}^{2} \mathrm{C}$ interface operations with Address Bytes 0 through 7 decimal. The first two non-volatile bytes at addresses 0 and 1 contain the initial value loaded at powerup into the volatile Wiper Registers (WRs) of DCP0 and DCP1 respectively. Bytes at addresses $2,3,4,5$, and 6 are available to the user as general purpose registers. The byte at address 7 is reserved; the user should not write to it, and its value should be ignored if read.

The volatile WR, and the non-volatile Initial Value Register (IVR) of a DCP are accessed with the same Address Byte.

A volatile byte at address 8 decimal, controls what byte is read or written when accessing DCP registers: the WR, the IVR, or both.

When the byte at address 8 is all zeroes, which is the default at power up:

- A read operation to addresses 0 or 1 outputs the value of the non-volatile IVRs.
- A write operation to addresses 0 or 1 writes the same value to the WR and IVR of the corresponding DCP.
When the byte at address 8 is 80 h ( 128 decimal):
- A read operation to addresses 0 or 1 outputs the value of the volatile WR.
- A write operation to addresses 0 or 1 only writes to the corresponding volatile WR.
It is not possible to write to an IVR without writing the same value to its corresponding WR.

00 h and 80 h are the only values that should be written to address 8 . All other values are reserved and must not be written to address 8.

To access the general purpose bytes at addresses 2, 3, 4, 5, or 6 , the value at address 8 must be all zeros.

The X95820 is pre-programmed with 80h in the two IVRs.
TABLE 1. MEMORY MAP

| ADDRESS | NON-VOLATILE | VOLATILE |
| :---: | :---: | :---: |
| 8 | - | Access Control |
| 7 | Reserved |  |
| 6 | General Purpose | Not Available |
| 5 |  |  |
| 4 |  |  |
| 3 |  |  |
| 2 |  | WR1 |
| 1 | IVR1 | WR0 |
| 0 | IVR0 |  |

WR: Wiper Register, IVR: Initial value Register.

## $r^{2} C$ Serial Interface

The X95820 supports a bidirectional $I^{2} \mathrm{C}$ bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the X95820 operates as a slave device in all applications.

All communication over the $\mathrm{I}^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power up of the X95820 the SDA pin is in the input mode.

All ${ }^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X95820 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the power up sequence and during internal non-volatile write cycles.
All $I^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a non-volatile byte, initiates an internal non-volatile write cycle. The device enters its standby state when the internal non-volatile write cycle is completed.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16).

The X95820 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The X95820 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation
A valid Identification Byte contains 1010 as the four MSBs, and the following three bits matching the logic values present at pins A2, A1, and A0. The LSB in the Read/ $\overline{\text { Write }}$ bit. Its value is " 1 " for a Read operation, and " 0 " for a Write operation (See Table 2).

## TABLE 2. IDENTIFICATION BYTE FORMAT

Logic values at pins A2, A1, and A0 respectively

| 1 | 0 | 1 | 0 | A 2 | A 1 | A 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| (MSB) |  |  |  |  |  |  |  |



FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS


FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER


FIGURE 17. BYTE WRITE SEQUENCE

## Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the X95820 responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, then the device enters its standby state. If the Data Byte is to be written also to non-volatile memory, the X95820 begins its internal write cycle to non-volatile memory. During the internal non-volatile write cycle, the device ignores transitions at the SDA and SCL pins, and the SDA output is at a high impedance state. When the internal non-volatile write cycle is completed, the X95820 enters its standby state (See Figure 17).

The byte at address 00001000 bin ( 8 decimal) determines if the Data Byte is to be written to volatile and/or non-volatile memory. See "Memory Description" on page 9.

## Data Protection

The $\overline{W P}$ pin has to be at logic HIGH to perform any Write operation to the device. When the $\overline{\mathrm{WP}}$ is active (LOW) the device ignores Data Bytes of a Write Operation, does not respond to the Data Bytes with an ACK, and instead, goes to its standby state waiting for a new START condition.

A STOP condition also acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. If the Address Byte is 0 , 1 , or 8 decimal, the Data Byte is transferred to the appropriate Wiper Register (WR) or to the Access Control Register, at the falling edge of the SCL
pulse that loads the last bit (LSB) of the Data Byte. If the Address Byte is between 0 and 6 (inclusive), and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to non-volatile memory.

## Read Operation

A Read operation consists of a three byte instruction followed by one or more Data Bytes (See Figure 18). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to " 0 ", an Address Byte, a second START, and a second Identification byte with the R/W bit set to " 1 ". After each of the three bytes, the X95820 responds with an ACK. Then the X95820 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eight bit of each byte. The master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte (See Figure 18).

The Data Bytes are from the memory location indicated by an internal pointer. This pointer initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 01Fh (8 decimal) the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.

The byte at address 00001000 bin ( 8 decimal) determines if the Data Bytes being read are from volatile or non-volatile memory. See "Memory Description" on page 9.


FIGURE 18. READ SEQUENCE

## Thin Shrink Small Outline Plastic Packages (TSSOP)



## NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch ).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.047 | - | 1.20 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.031 | 0.041 | 0.80 | 1.05 | - |
| b | 0.0075 | 0.0118 | 0.19 | 0.30 | 9 |
| c | 0.0035 | 0.0079 | 0.09 | 0.20 | - |
| D | 0.195 | 0.199 | 4.95 | 5.05 | 3 |
| E1 | 0.169 | 0.177 | 4.30 | 4.50 | 4 |
| e | 0.026 |  | BSC | 0.65 BSC |  |
| E | 0.246 | 0.256 | 6.25 | 6.50 | - |
| L | 0.0177 | 0.0295 | 0.45 | 0.75 | 6 |
| N | 14 |  | 14 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{\circ}$ | - |

Rev. 2 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

