

#### **Data Sheet Sheet Sheet Sheet Sheet Sheet Shaw Sheet Shaw Sheet Sh**

# **Multi-Cell Li-ion Battery Pack Analog Front-End**

inter<del>cil</del>

The ISL94201 is an analog front end for a microcontroller in a multi-cell Li-ion battery pack. The ISL94201 supports battery pack configurations consisting of 4-cells to 7-cells in series and 1 or more cells in parallel. The ISL94201 provides an internal 3.3V voltage regulator, and cell voltage monitor level shifters.

Using an internal analog multiplexer the ISL94201 provides monitoring of each cell voltage plus internal and external temperature by a separate microcontroller with an A/D converter. Software on this microcontroller implements all battery pack control functionality.

# **Ordering Information**



NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## **Features**

- Four Battery-Backed Software Controlled Flags
- 10% Accurate 3.3V Voltage Regulator (Minimum 25mA Out With External NPN Transistor Having Current Gain of 70)
- Monitored Cell Voltage Output Stable In 100µs
- Simple <sup>2</sup>C Host Interface
- Sleep Operation With Programmable Negative Edge or Positive Edge Wake-Up
- <10µA Sleep Mode
- Pb-Free (RoHS compliant)

## **Applications**

- Power Tools
- **Battery Backup Systems**
- E-Bikes
- Portable Test Equipment
- **Medical Systems**
- **Hybrid Vehicle**
- **Military Electronics**

## **Pinout**

**ISL94201 (24 LD QFN)**



# **Functional Diagram**



# **Pin Descriptions**



## Absolute Maximum Ratings **Thermal Information**

Power Supply Voltage, VCC  $\dots \dots \dots \vee_{SS}$  - 0.5V to  $V_{SS}$  + 36.0V Cell voltage, VCELL

VCELLN - (VCELLN - 1), VCELL1 - VSS . . . . . . . . . . . -0.5V to 5V Terminal Voltage, V<sub>TERM1</sub>

(SCL, SDA, TEMPI, RGO, AO, TEMP3V)

. VSS - 0.5 to VRGO + 0.5V Terminal Voltage, V<sub>TERM3</sub> (WKUP)

. VSS - 0.5V to VCC (VCC <27V) Terminal Voltage,  $V_{\text{TERM4}}$  (RGC)  $\ldots$ .......... V<sub>SS</sub> - 0.5V to 5V Terminal Voltage,  $V_{\text{TERM5}}$ , (all other pins)

. VSS - 0.5V to VCC + 0.5V



# **Operating Conditions**



CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- <span id="page-2-0"></span>1.  $θ_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- <span id="page-2-1"></span>2. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.





**Operating Specifications** Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits es tablished by characterization and are not production tested **(Continued)**

<span id="page-3-0"></span>

**Operating Specifications** Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits es tablished by characterization and are not production tested **(Continued)**



**Operating Specifications** Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits es tablished by characterization and are not production tested **(Continued)**



NOTES:

3. Power-up of the device requires all V<sub>CELL1</sub>, V<sub>CELL2</sub>, V<sub>CELL3</sub>, and VCC to be above the limits specified.

4. The device provides an internal hold time of at least 300ns for the SDA signal to bridge the unidentified region of the falling edge of SCL.

5. Limits should be considered typical and are not production tested.

6. Typical 5Ω ±2Ω, based on characterization data.

7. Maximum output capacitance = 15pF.

# **Wake up timing (WKPOL = 0)**



# **Wake up timing (WKPOL = 1)**



# **Change in Voltage Source**



# **Automatic Temperature Scan**



# **Serial Interface Timing Diagrams**

**Bus Timing**



# **Symbol Table**



# **Registers**

#### **TABLE 1. REGISTERS**



NOTES:

8. A "1" written to a control or configuration bit causes the action to be taken. A "1" read from a status bit indicates that the condition exists.

9. "Reserved" indicates that the bit or register is reserved for future expansion. When writing to addresses 2, 3, 4, and 8: write a reserved bit with the value "0". Do not write to reserved registers at addresses 09H through FFH. Ignore reserved bits that are returned in a read operation.

<span id="page-7-0"></span>10. These status bits are automatically cleared when the register is read. All other status bits are cleared when the condition is cleared.

<span id="page-7-1"></span>11. This SLEEP bit is cleared on initial power up, by the WKUP pin going high (when WKPOL = "1") or by the WKUP pin going low (when WKPOL = "0"), and by writing a "0" to the location with an  $I^2C$  command.

# **Status Registers**





# **ISL94201**

#### **TABLE 2. CONFIG/OP STATUS REGISTER (ADDR: 00H) (Continued)**



#### **TABLE 3. OPERATING STATUS REGISTER (ADDR: 01H)**



# **Control Registers**

#### **TABLE 4. ANALOG OUT CONTROL REGISTER (ADDR: 03H)**



# **Configuration Registers**

The device is configured for specific application requirements using the Configuration Registers. The configuration registers consist of SRAM memory.

This memory is powered by the RGO output. In a sleep condition, an internal switch converts power for the contents of these registers from RGO to the VCELL1 input.

#### **TABLE 5. CONTROL REGISTER (ADDR: 04H)**



## **TABLE 6. FEATURE SET CONFIGURATION REGISTER (ADDR: 07H)**



#### **TABLE 7. WRITE ENABLE REGISTER (ADDR: 08H)**



# **Device Description**

# **Design Theory**

Instructed by the microcontroller, the ISL94201 performs cell voltage and temperature monitoring.

# **Battery Connection**

The ISL94201supports packs of 5 to 7 series connected Li-ion cells. Connection guidelines for each cell combination are shown in Figure [1](#page-10-0).



Note: Multiple cells can be connected in parallel

<span id="page-10-0"></span>**FIGURE 1. BATTERY CONNECTION OPTIONS**

# **System Power-Up/Power-Down**

The ISL94201 powers up when the voltages on  $V_{\text{CELL1}}$ , V<sub>CELL2</sub>, V<sub>CELL3</sub> and VCC all exceed their POR threshold. At this time, the ISL94201 wakes up and turns on the RGO output.

RGO provides a regulated 3.3VDC ±10% voltage at pin RGO. It does this by using a control voltage on the RGC pin to drive an external NPN transistor (see Figure [2.](#page-10-1)) The transistor should have a beta of at least 70 to provide ample current to the device and external circuits and should have a  $V_{CF}$  of greater than 30V (preferably 50V). The voltage at the emitter of the NPN transistor is monitored and regulated to 3.3V by the control signal RGC. RGO also powers most of the ISL94201internal circuits. A 500Ω resistor is recommended in the collector of the NPN transistor to minimize initial current surge when the regulator turns on.

Once powered up, the device remains in a wake up state until put to sleep by the microcontroller (typically when the cells drop too low in voltage) or until the V<sub>CELL1</sub>, V<sub>CELL2</sub>, V<sub>CELL3</sub> or VCC voltages drop below their POR threshold.



## <span id="page-10-1"></span>**WKUP Pin Operation FIGURE 2. VOLTAGE REGULATOR CIRCUITS**

There are two ways to design a wake up of the ISL94201. In an active LOW connection (WKPOL  $=$  "0" - default), the device wakes up when a charger is connected to the pack. This pulls the WKUP pin low when compared to a reference based on the  $V_{\text{CFI}11}$  voltage. In an active HIGH connection (WKPOL = '1') the device wakes up when the WKUP pin is pulled high by a connection through an external switch.



## **FIGURE 3. WAKE UP CONTROL CIRCUITS**

### **Protection Functions**

In the default recommended condition, the ISL94201automatically detects internal over-temperature, and external over-temperature conditions. The designer programs the microcontroller to respond to the over-temperature indications.

### **OVER-TEMPERATURE SAFETY FUNCTIONS**

#### **External Temperature Monitoring**

The external temperature is monitored by using a voltage divider consisting of a fixed resistor and a thermistor. This divider is powered by the ISL94201TEMP3V output. This output is normally controlled so it is on for only short periods to minimize current consumption.

Without microcontroller intervention, and in the default state, the ISL94201provides an automatic temperature scan. This scan circuit repeatedly turns on TEMP3V output (and the external temperature monitor) for 5ms out of every 640ms. In this way, the external temperature is monitored even if the microcontroller is asleep.

When the TEMP3V output turns on, the ISL94201waits 1ms for the temperature reading to stabilize, then compares the external temperature voltage with an internal voltage divider that is set to TEMP3V/13. When the thermistor voltage is below the reference threshold after the delay, an external temperature fail condition exists. To set the external over-temperature limit, set the value of  $R<sub>X</sub>$  resistor to 12x the resistance of the thermistor at the over-temp threshold.

The TEMP3V output pin also turns on when the microcontroller sets the AO3:AO0 bits to select that the external temperature voltage. This causes the TEMPI voltage to be placed on AO and activates (after 1ms) the over-temperature detection. As long as the AO3:AO0 bits point to the external temperature, the TEMP3V output remains on.

Because of the manual scan of the temperature, it may be desired to turn off the automatic scan, although they can be used at the same time without interference. To turn off the automatic scan, set the ATMPOFF bit.

The microcontroller can over-ride both the automatic temperature scan and the microcontroller controlled temperature scan by setting the TEMP3ON configuration bit. This turns on the TEMP3V output to keep the temperature control voltage on all the time, for a continuous monitoring of an over-temperature condition. This likely will consume a significant amount of current, so this feature is usually used for special or test purposes.

## **Analog Multiplexer Selection**

The ISL94201devices can be used to externally monitor individual battery cell voltages and temperatures. Each quantity can be monitored at the analog output pin (AO). The desired voltage is selected using the  $I^2C$  interface and the AO3:AO0 bits. See Figure [5](#page-12-0).

## **VOLTAGE MONITORING**

Since the voltage on each of the Li-ion Cells are normally higher than the regulated supply voltage, and since the voltages on the upper cells is much higher than is tolerated by a microcontroller, it is necessary to both level shift and divide the voltage before it can be monitored by the microcontroller or an external A/D converter. To get into the voltage range required by the external circuits, the voltage level shifter divides the cell voltage by 2 and references it to VSS. Therefore, a Li-ion cell with a voltage of 4.2V becomes a voltage of 2.1V on the AO pin.

### **TEMPERATURE MONITORING**

The voltage representing the external temperature applied at the TEMPI terminal is directed to the AO terminal through a MUX, as selected by the AO control bits (see Figures 4 and [5](#page-12-0)). The external temperature voltage is not divided by 2 as are the cell voltages. Instead it is a direct reflection of the voltage at the TEMPI pin.

A similar operation occurs when monitoring the internal temperature through the AO output, except there is no external "calibration" of the voltage associated with the internal temperature. For the internal temperature monitoring, the voltage at the output is linear with respect to temperature. See "Operating Specifications" for information about the output voltage at  $+25^\circ$  and the output slope relative to temperature on [page 4](#page-3-0).



**FIGURE 4. EXTERNAL TEMPERATURE MONITORING AND CONTROL**



<span id="page-12-0"></span>

## **User Flags**

The ISL94201contains four flags in the register area that the microcontroller can use for general purpose indicators. These bits are designated UFLG3, UFLG2, UFLG1, and UFLG0. The microcontroller can set or reset these bits by writing into the appropriate register.

The user flag bits are battery backed up, so the contents remain even after exiting a sleep mode. However, if the microcontroller sets the POR bit to force a power on reset, all of the user flags will also be reset. In addition, if the voltage on cell1 ever drops below the POR voltage, the contents of the user flags (as well as all other register values) could be lost.

## **Serial Interface**

## **INTERFACE CONVENTIONS**

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the ISL94201devices operate as slaves in all applications.

When sending or receiving data, the convention is the most significant bit (MSB) is sent first. So, the first address bit sent is Bit 7.

## **CLOCK AND DATA**

Data states on the SDA line can change only while SCL is LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 6.

## **START CONDITION**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. See Figure 7.

## **STOP CONDITION**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition is only issued after the transmitting device has released the bus. See Figure 7.

## **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge that it received the eight bits of data. See Figure 8.

The device responds with an acknowledge after recognition of a start condition and the correct slave byte. If a write operation is selected, the device responds with an acknowledge after the receipt of each subsequent eight bits. The device acknowledges all incoming data and address bytes, except for the slave byte when the contents do not match the device's internal slave address.

In the read mode, the device transmits eight bits of data, releases the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continues to transmit data. The device terminates further data transmissions if an acknowledge is not detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state.



**FIGURE 6. VALID DATA CHANGES ON I2C BUS**

.



**FIGURE 7. I2C START AND STOP BITS**



**FIGURE 8. ACKNOWLEDGE RESPONSE FROM RECEIVER**

### **WRITE OPERATIONS**

For a write operation, the device requires a slave byte and an address byte. The slave byte specifies the particular device on the  $I^2C$  bus that the master is writing to. The address specifies one of the registers in that device. After receipt of each byte, the device responds with an acknowledge, and awaits the next eight bits from the master. After the acknowledge, following the transfer of data, the master terminates the transfer by generating a stop condition. See Figure 9.

When receiving data from the master, the value in the data byte is transferred into the register specified by the address byte on the falling edge of the clock following the 8th data bit.

After receiving the acknowledge after the data byte, the device automatically increments the address. So, before sending the stop bit, the master may send additional data to the device without re-sending the slave and address bytes. After writing to address 0AH, the address "wraps around" to address 0. Do not continue to write to addresses higher than address 08H, since these addresses access registers that are reserved. Writing to these locations can result in unexpected device operation.



**FIGURE 9. WRITE SEQUENCE**

# **Read Operations**

Read operations are initiated in the same manner as write operations with the host sending the address where the read is to start (but no data). Then, the host sends an ACK, a repeated start, and the slave byte with the  $LSB = 1$ . After the device acknowledges the slave byte, the device sends out one bit of data for each master clock. After the slave sends eight bits to the master, the master sends a NACK (Not acknowledge) to the device, to indicate the data transfer is complete, then the master sends a stop bit. See Figure 10.

After sending the eighth data bit to the master, the device automatically increments its internal address pointer. So the master, instead of sending a NACK and the stop bit, can send additional clocks to read the contents of the next register - without sending another slave and address byte.

If the last address read or written is known, the master can initiate a current address read. In this case, only the slave byte is sent before data is returned. See Figure 10.



**FIGURE 10. READ SEQUENCE**

## **Register Protection**

The Feature Set configuration register is write protected on initial power up. In order to write to these registers it is necessary to set a bit to enable each one. These write enable bits are in the Write Enable register (Address 08H).

Write the FSETEN bit (Addr 8:bit 7) to "1" to enable changes to the data in the Feature Set register (Address 7).

The microcontroller can reset this bits back to zero to prevent inadvertent writes that change the operation of the pack.

## **Operation State Machine**

Figure [11](#page-15-0) shows a device state machine which defines how the ISL94201responds to various conditions.



<span id="page-15-0"></span>**FIGURE 11. DEVICE OPERATION STATE MACHINE**

# **Applications Circuits**

The following application circuits are ideas to consider when developing a battery pack implementation. There are many more ways that the pack can be designed.

Also refer to the ISL9208 or ISL9216 application guide for additional circuit design guidelines.



**FIGURE 12. 7-CELL APPLICATION CIRCUIT INTEGRATED CHARGE/DISCHARGE**



**FIGURE 13. 7-CELL APPLICATION CIRCUIT WITH SWITCH WAKE-UP** 

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

# **Package Outline Drawing**

# **L24.4x4D**

**24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06**



NOTES:

- Dimensions in ( ) for Reference Only. 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- between 0.15mm and 0.30mm from the terminal tip. 4. Dimension b applies to the metallized terminal and is measured
- 5. Tiebar shown (if present) is a non-functional feature.
- located within the zone indicated. The pin #1 indentifier may be The configuration of the pin #1 identifier is optional, but must be 6. either a mold or mark feature.