

Data Sheet July 3, 2008 FN6718.0

Multi-Cell Li-ion Battery Pack OCP/Analog Front-End

The ISL94200 is an overcurrent protection device and analog front end for a microcontroller in a multi-cell Li-ion battery pack. The ISL94200 supports battery pack configurations consisting of 4-cells to 7-cells in series and 1 or more cells in parallel. The ISL94200 provides integral overcurrent protection circuitry, short circuit protection, an internal 3.3V voltage regulator, cell voltage monitor level shifters, and drive circuitry for external FET devices for control of pack charge and discharge.

Selectable overcurrent and short circuit thresholds reside in internal RAM registers. An external microcontroller sets the thresholds by setting register values through an I²C serial interface. Internal registers also contain the detection delays for overcurrent and short circuit conditions.

Using an internal analog multiplexer the ISL94200 provides monitoring of each cell voltage plus internal and external temperature by a separate microcontroller with an A/D converter. Software on this microcontroller implements all battery pack control functionality, except for overcurrent and short circuit shutdown.

Applications

- Power Tools
- Battery Backup Systems
- E-Bikes
- Portable Test Equipment
- Medical Systems
- · Hybrid Vehicle
- · Military Electronics

Ordering Information


PART NUMBER PART (Note) MARKING		PACKAGE (Pb-free)	PKG. DWG. #
ISL94200IRZ	942 00IRTZ	24 Ld 4x4 QFN	L24.4x4D

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features

- Software Selectable Overcurrent Protection Levels and Variable Protect Detection Times
 - 4 Discharge Overcurrent Thresholds
 - 4 Short Crcuit Thresholds
 - 4 Charge Overcurrent Thresholds
 - 8 Overcurrent Delay Times (Charge)
 - 8 Overcurrent Delay Times (Discharge)
 - 2 Short Circuit Delay Times (Discharge)
- Automatic FET Turn-Off On Reaching External (Battery) or Internal (IC) Temperature Limit
- Fast Short Circuit Pack Shutdown
- Can Use Current Sense Resistor, FET DS(ON), or Sense FET for Overcurrent Detection
- Four Battery-Backed Software Controlled Flags
- · Allows Three Different FET Controls:
 - Back-to-Back N-Channel FETs for Charge and Discharge Control
 - Single N-Channel Discharge FET
 - Single N-Channel FET for Discharge With Separate Optional (Smaller) Back-to-Back N-Channel FETs for Charge
- Integrated Charge/DischargeFET Drive Circuitry With 130µA (Typ) Turn-On Current and 180mA (Typ) Discharge FET Turn-Off Current
- 10% Accurate 3.3V Voltage Regulator (Minimum 25mA Out With External NPN Transistor Having Current Gain Of 70)
- Monitored Cell Voltage Output Stable in 100µs
- Simple fC Host Interface
- Sleep Operation With Programmable Negative Edge or Positive Edge Wake-Up
- <10µA Sleep Mode
- Pb-Free (RoHS compliant)

Pinout



Functional Diagram



Pin Descriptions

SYMBOL	DESCRIPTION
VC7/VCC	Battery cell 7 voltage input/VCC supply. This pin is used to monitor the voltage of this battery cell externally at pin AO. This pin also provides the operating voltage for the IC circuitry.
VCELLN	Battery cell N voltage input. This pin is used to monitor the voltage of this battery cell externally at pin AO. VCELLN connects to the positive terminal of CELLN and the negative terminal of CELLN + 1.
VSS	Ground. This pin connects to the most negative terminal in the battery string.
DSREF	Discharge current sense reference. This input provides a separate reference point for the charge and discharge current monitoring circuits. With a separate reference connection, it is possible to minimize errors that result from voltage drops on the ground lead when the load is drawing large currents. If a separate reference is not necessary, connect this pin to VSS.
DSENSE	Discharge current sense monitor. This input monitors the discharge current by monitoring a voltage. It can monitor the voltage across a sense resistor, or the voltage across the DFET, or by using a FET with a current sense pin. The voltage on this pin is measured with reference to DSREF.
CSENSE	Charge current sense monitor. This input monitors the charge current by monitoring a voltage. It can monitor the voltage across a sense resistor, or the voltage across the CFET, or by using a FET with a current sense pin. The voltage on this pin is measured with reference to VSS.
DFET	Discharge FET control. The ISL94200 controls the gate of a discharge FET through this pin. The power FET is a N-Channel device. The FET is turned on only by the microcontroller. The FET can be turned off by the microcontroller, but the ISL94200 also turns off the FET in the event of an overcurrent or short circuit condition. If the microcontroller detects an undervoltage condition on any of the battery cells, it can turn off the discharge FET by controlling this output with a control bit.
CFET	Charge FET control. The ISL94200 controls the gate of a charge FET through this pin. The power FET is a N-Channel device. The FET is turned on only by the microcontroller. The FET can be turned off by the microcontroller, but the ISL94200 also turns off the FET in the event of an overcurrent condition. If the microcontroller detects an overvoltage condition on any of the battery cells, it can turn off the FET by controlling this output with a control bit.
VMON	Discharge load monitoring. In the event of an overcurrent or short circuit condition, the microcontroller can enable an internal resistor that connects between the VMON pin and VSS. When the FETs open because of an overcurrent or short circuit condition and the load remains, the voltage at VMON will be near the VCC voltage. When the load is released, the voltage at VMON drops below a threshold indicating that the overcurrent or short circuit condition is resolved. At this point, the LDFAIL flag is cleared and operation can resume.
AO	Analog multiplexer output. The analog output pin is used by an external microcontroller to monitor the cell voltages and temperature sensor voltages. The microcontroller selects the specific voltage being applied to the output by writing to a control register.
TEMP3V	Temperature monitor output control. This pin outputs a voltage to be used in a divider that consists of a fixed resistor and a thermistor. The thermistor is located in close proximity to the cells. The TEMP3V output is connected internally to the RGO voltage through a PMOS switch only during a measurement of the temperature, otherwise the TEMP3V output is off. The TEMP3V output can be turned on continuously with a special control bit. Microcontroller wake up control. The TEMP3V pin is also turned on when any of the DSC, DOC, or COC bits are set. This can be used to wake up a sleeping microcontroller to respond to overcurrent conditions with its own control mechanism.
TEMPI	Temperature monitor input. This pin inputs the voltage across a thermistor to determine the temperature of the cells. When this input drops below TEMP3V/13, an external over-temperature condition exists. The TEMPI voltage is also fed to the AO output pin through an analog multiplexer so the temperature of the cells can be monitored by the microcontroller.
RGO	Regulated output voltage. This pin connects to the emitter of an external NPN transistor and works in conjunction with the RGC pin to provides a regulated 3.3V. The voltage at this pin provides feedback for the regulator and power for many of the ISL94200 internal circuits as well as providing the 3.3V output voltage for the microcontroller and other external circuits.
RGC	Regulated output control. This pin connects to the base of an external NPN transistor and works in conjunction with the RGO pin to provide a regulated 3.3V. The RGC output provides the control signal for the external transistor to provide the 3.3V regulated voltage on the RGO pin.
WKUP	Wake up Voltage. This input wakes up the part when the voltage crosses a turn-on threshold (wake up is edge triggered). The condition of the pin is reflected in the WKUP bit (The WKUP bit is level sensitive.) WKPOL bit = "1": the device wakes up on the rising edge of the WKUP pin. Also, the WKUP bit is HIGH only when the WKUP pin voltage > threshold. WKPOL bit = "0", the device wakes up on the falling edge of the WKUP pin. Also, the WKUP bit is HIGH only when the WKUP pin voltage < threshold.
SDA	Serial Data. This is the bidirectional data line for an I ² C interface.
JUA	

FN6718.0 July 3, 2008 intersil

3

Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Notes 1, 2)	θ_{JA} (C/W)	θ <mark>JC</mark> (℃/W)
24 Ld QFN	32	2
Continuous Package Power Dissipation		400mW
Storage Temperature		-55 to +125℃
Pb-free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeR	Reflow.asp	

Operating Conditions

Temperature Range	-40℃ to +85℃
Supply Voltage Range (Typical)	5V to 10V
Operating Voltage:	
VCC pin	. 9.2V to $30.1V$
VCELL1 - VSS	2.3V to $4.3\mbox{V}$
VCELLN - (VCELLN - 1)	$\dots 2.3 \mbox{V}$ to $4.3 \mbox{V}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 2. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Operating Specifications Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25℃, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Operating Voltage	V _{CC}		9.2		30.1	V
Power-Up Condition 1	V _{PORVCC}	V _{CC} voltage (Note 3)		4	9.2	V
Power-Up Condition 2 Threshold	V _{POR123}	V _{CELL1} - V _{SS} and V _{CELL2} - V _{CELL1} and V _{CELL3} - V _{CELL2} (rising) (Note 3)	1.1	1.7	2.3	V
Power-Up Condition 2 Hysteresis	V _{PORhys}	V _{CELL1} - V _{SS} and V _{CELL2} - V _{CELL1} and V _{CELL3} - V _{CELL2} (falling) (Note 3)		70		mV
3.3V Regulated Voltage	V _{RGO}	0μA < I _{RGC} < 350μA	3.0	3.3	3.6	V
3.3VDC Voltage Regulator Control Current Limit	I _{RGC}	(Control current at output of RGC. Recommend NPN with gain of 70+)	0.35	0.50		mA
V _{CC} Supply Current	I _{VCC1}	Power-up defaults, WKUP pin = 0V.		400	510	μA
RGO Supply Current	I _{RGO1}	Power-up defaults, WKUP pin = 0V.		300	410	μA
V _{CC} Supply Current	I _{VCC2}	LDMONEN bit = 1, VMON floating, CFET = 1, DFET=1, WKPOL bit = 1, VWKUP = 10V, [AO3:AO0] bits = 03H.		500	700	μA
RGO Supply Current	I _{RGO2}	LDMONEN bit = 1, VMON floating, CFET = 1, DFET=1, WKPOL bit = 1, VWKUP = 10V, [AO3:AO0] bits = 03H.		450	650	μА
V _{CC} Supply Current	I _{VCC3}	Default register settings, except SLEEP bit = 1. WKUP pin = VCELL1			10	μА
RGO Supply Current	I _{RGO3}	Default register settings, except SLEEP bit = 1. WKUP pin = VCELL1			1	μА
VCELL Input Current (V _{CELL1})	I _{VCELL1}	AO3:AO0 bits = 0000H			14	μA
VCELL Input Current (V _{CELLN})	I _{VCELLN}	AO3:AO0 bits = 0000H			10	μA

Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
OVERCURRENT/SHORT CIRCUIT P	ROTECTIO	N SPECIFICATIONS				
Overcurrent Detection Threshold	V _{OCD}	V _{OCD} = 0.10V (OCDV1, OCDV0 = 0, 0)	0.08	0.10	0.12	٧
(Discharge) Voltage Relative To DSREF		V _{OCD} = 0.12V (OCDV1, OCDV0 = 0,1)	0.10	0.12	0.14	٧
(Default in Boldface)		V _{OCD} = 0.14V (OCDV1, OCDV0 = 1,0)	0.12	0.14	0.16	V
		V _{OCD} = 0.16V (OCDV1, OCDV0 = 1,1)	0.14	0.16	0.18	V
Overcurrent Detection Threshold	Vocc	V _{OCC} = 0.10V (OCCV1, OCCV0 = 0, 0)	-0.12	-0.10	-0.07	٧
(Charge) Voltage Relative to DSREF (Default in Boldface)		V _{OCC} = 0.12V (OCCV1, OCCV0 = 0,1)	-0.14	-0.12	-0.09	٧
		V _{OCC} = 0.14V (OCCV1, OCCV0 = 1,0)	-0.16	-0.14	-0.11	V
		V _{OCC} = 0.16V (OCCV1, OCCV0 = 1,1)	-0.18	-0.16	-0.13	V
Short Current Detection Threshold	V _{SC}	V _{OC} = 0.20V (SCDV1, SCDV0 = 0, 0)	0.15	0.20	0.25	٧
Voltage Relative to DSREF (Default in Boldface)		V _{OC} = 0.35V (SCDV1, SCDV0 = 0,1)	0.30	0.35	0.40	V
,		V _{OC} = 0.65V (SCDV1, SCDV0 = 1, 0)	0.60	0.65	0.70	V
		V _{OC} = 1.20V (SCDV1, SCDV0 = 1,1)	1.10	1.20	1.30	V
Load Monitor Input Threshold (Falling Edge)	V _{VMON}	LDMONEN bit = "1"	1.1	1.45	1.8	V
Load Monitor Input Threshold (Hysteresis)	V _{VMONH}	LDMONEN bit = "1"		0.25		mV
Load Monitor Current	I _{VMON}		20	40	60	μA
Short Circuit Time-out	t _{SCD}	Short circuit detection delay (SCLONG bit = '0')	90	190	290	μs
		Short circuit detection delay (SCLONG bit = '1')	5	10	15	ms
Over Discharge Current Time-out (Default In Boldface)	t _{OCD}	t _{OCD} = 160ms (OCDT1, OCDT0 = 0, 0 and DTDIV = 0)	80	160	240	ms
		t _{OCD} = 320ms (OCDT1, OCDT0 = 0, 1 and DTDIV = 0)	160	320	480	ms
		t _{OCD} = 640ms (OCDT1, OCDT0 = 1, 0 and DTDIV = 0)	320	640	960	ms
		t _{OCD} = 1280ms (OCDT1, OCDT0 = 1, 1 and DTDIV = 0)	640	1280	1920	ms
		t _{OCD} = 2.5ms (OCDT1, OCDT0 = 0, 0 and DTDIV = 1)	1.25	2.50	3.75	ms
		t _{OCD} = 5ms (OCDT1, OCDT0 = 0, 1 and DTDIV = 1)	2.5	5	7.5	ms
		t _{OCD} = 10ms (OCDT1, OCDT0 = 1, 0 and DTDIV = 1)	5	10	15	ms
		t _{OCD} = 20ms (OCDT1, OCDT0 = 1, 1 and DTDIV = 1)	10	20	30	ms

Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Over Charge Current Time-out (Default In Boldface)	tocc	t _{OCC} = 80ms (OCCT1,OCCT0 = 0, 0 and CTDIV = 0)	40	80	120	ms
		t _{OCC} = 160ms (OCCT1, OCCT0 = 0, 1 and CTDIV = 0)	80	160	240	ms
		t _{OCC} = 320ms (OCCT1, OCCT0 = 1, 0 and CTDIV = 0)	160	320	480	ms
		t _{OCC} = 640ms (OCCT1, OCCT0 = 1, 1 and CTDIV = 0)	320	640	960	ms
		t _{OCC} = 2.5ms (OCCT1, OCCT0 = 0, 0 and CTDIV = 1)	1.25	2.50	3.75	ms
		t _{OCC} = 5ms (OCCT1, OCCT0 = 0, 1 and CTDIV = 1)	2.5	5	7.5	ms
		t _{OCC} = 10ms (OCCT1, OCCT0 = 1, 0 and CTDIV = 1)	5	10	15	ms
		t _{OCC} = 20ms (OCCT1, OCCT0 = 1, 1 and CTDIV = 1)	10	20	30	ms
OVER-TEMPERATURE PROTECTIO	N SPECIFI	CATIONS				
Internal Temperature Shutdown Threshold	T _{INTSD}			+125		C.
Internal Temperature Hysteresis	T _{HYS}	Temperature drop needed to restore operation after over-temperature shutdown.		+20		С
Internal Over-temperature Turn On Delay Time	tITD			128		ms
External Temperature Output Current	I _{XT}	Current output capability at TEMP3V pin	1.2			mA
External Temperature Limit Threshold	T _{XTF}	Voltage at V _{TEMPI} ; Relative to falling edge $\frac{V_{TEMP3V}}{13}$	-20	0	+20	mV
External Temperature Limit Hysteresis	T _{XTH}	Voltage at V _{TEMPI} .	60	110	160	mV
External Temperature Monitor Delay	t _{XTD}	Delay between activating the external sensor and the internal over-temperature detection.		1		ms
External Temperature Autoscan On-Time	tXTAON	TEMP3V is ON (3.3V)		5		ms
External Temperature Autoscan Off-Time	tXTAOFF	TEMP3V output is off.		635		ms
ANALOG OUTPUT SPECIFICATION	S	1				
Cell Monitor Analog Output Voltage Accuracy	V _{AOC}	[VCELLN - (VCELLN-1)]/2 - AO	-15	4	30	mV
Cell Monitor Analog Output External VAOXT Temperature Accuracy		External temperature monitoring accuracy. Voltage error at AO when monitoring TEMPI voltage (measured with TEMPI = 1V)	-10		10	mV
Internal Temperature Monitor Output Voltage Slope	VINTMON	Internal temperature monitor voltage change		-3.5		mV/℃

FN6718.0 July 3, 2008

Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)**

Internal Temperature Monitor Output	PARAMETER	SYMBOL	YMBOL TEST CONDITION		TYP	MAX	UNIT
Command to AO output stable within 0.5% of trifler value. Ab output stable within 0.5% of 2V. (C _{AO} = 10pF) (Note 7) WAKE UP/SLEEP SPECIFICATIONS Device WKUP Pin Voltage Threshold (WKUP Pin Voltage Threshold (WKUP Pin Active High - Rising Edge) WWKUP Pin Active High - Rising Edge) VwKUP Pin Active High - Rising Edge (WKPOL = 1) bevice wakes up and sets WKUP flag LOW (does not automatically enter sleep mode) Input Resistance On WKUP Input Resistance On WKUP Pin Active Voltage Threshold (WKUP Pin Active Low - VWKUP - Pin VWKUP Pin Italing edge hysteresis (WKPOL = 1) sets WKUP flag LOW (does not automatically enter sleep mode) Powice WWUP Pin Active Low - VWKUP - Pin VWKUP Pin Italing edge (WKPOL = 0) Device WWD Pin Active Low - VWKUP - Pin Italing edge (WKPOL = 0) Device WWD Pin Active Low - VWKUP - Pin Italing edge (WKPOL = 0) Device WWD Pin Hysteresis (WKPOL = 0) sets WKUP flag LOW (does not automatically enter sleep mode) Powice WWD Pin Active Low - VWKUP - Pin Italing edge hysteresis (WKPOL = 0) sets WKUP flag LOW (does not automatically enter sleep mode) Device Wwb Pin Hysteresis (WKPOL = 0) sets WKUP flag LOW (does not automatically enter sleep mode) Powice Wake-up Delay **WWLPP** In Active Low - Pin Active	Internal Temperature Monitor Output	T _{INT25}	Output at +25℃		1.31		V
Device WKUP Pin Active High - Rising Edge VWKUP Device wakes up and sets WKUP flag High Device Wkup Pin Active High VwKUP Pin falling edge hysteresis WKPOL = 1) sets WKUP leag LOW (does WKPOL = 1) sets WKUP Device with High High High High High High Device WKUP Pin Active Voltage Threshold (WKUP Pin Active Low - Falling Edge) WKUP Device with Low - Palling Edge Device with Low - Palling Edge WKUP Device with Low - Palling Edge Device with Low - Palling Edge WKUP Device with Low - Palling Edge Device Wake-up Delay WKUP Delay after voltage on WKUP pin crosses the threshold (rising or falling) before activating the WKUP bit. Device WKUP Pin Crosses Device Wake-up Delay WKUP Delay after voltage on WKUP pin crosses Device Wake-up Delay WKUP Delay after voltage on WKUP pin crosses Device Wake-up Delay WKUP Delay after voltage on WKUP pin crosses Device Wake-up Delay WKUP Delay after voltage Device Strong Device Wake-up Delay Delay after voltage Delay Delay after voltage Device Strong Delay Delay after voltage Device Strong Delay Delay after voltage Delay Delay after voltage Delay Delay after voltage	AO Output Stabilization Time	tvsc	command to AO output stable within 0.5% of final value. AO voltage steps from 0V to			0.1	ms
Device Wkup Pin Hysteresis (WKUP Fin Active High - Rising Edge) Device wakes up and sets WKUP flag HIGH.	WAKE UP/SLEEP SPECIFICATIONS						l
(WKUP Pin Active High) (WKPDL = 1) sets WKUP flag LOW (does not automatically enter sleep mode) 230 330 kΩ Input Resistance On WKUP RWKUP Resistance from WKUP pin to VSS (WKPOL = 1) 130 230 330 kΩ Device WKUP Pin Active Voltage Threshold (WKUP Pin Active Low - Falling Edge) WKUP pin fisling edge (WKPOL = 0) Device wakes up and sets WKUP flag LOW (does not automatically enter sleep mode) 200 WCELL1 * 2.0 VCELL1 * 1.2 V Device Wkup Pin Hysteresis (WKVQL Pin Active Low) WKUP pin rising edge hysteresis (WKPQL = 0) sets WKUP flag LOW (does not automatically enter sleep mode) 200 40 60 ms Device Wake-up Delay tw/kUP Delay after voltage on WKUP pin crosses the threshold (rising or falling) before activating the WKUP bit. 1 1.0 60 ms FET CONTROL SPECIFICATIONS (FOR VCELL1, VCELL3, VCELL3 VOLTAGES FROM 2.8V TO 4.3V) Control Outputs Response Time (Coe) to bit of control Signal (DFET) Bit 1 to start of control signal (DF		V _{WKUP1}	Device wakes up and sets WKUP flag	3.5	5.0	6.5	V
WKPOL = 1) WKUP Pin Active Voltage Threshold (WKUP Pin Active Low Falling Edge) WKUP Pin Falling edge (WKPOL = 0) Device wakes up and sets WKUP flag HIGH. WKUP Pin Active Low Falling Edge) WKUP Pin Falling edge hysteresis (WKUP Pin Active Low) WKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WWKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WWKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WWKUP Pin Active Low) WWKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WWKUP Pin Active Low) WWKUP Pin Fising edge hysteresis (WKUP Pin Active Low) WWKUP Pin Active Pin	. ,	V _{WKUP1H}	(WKPOL = 1) sets WKUP flag LOW (does		100		mV
Device Wakup Pin Active Low - Falling Edge PliGH	Input Resistance On WKUP	R _{WKUP}		130	230	330	kΩ
(WKPD Pin Active Low) (WKPOL = 0) sets WKUP flag LOW (does not automatically enter sleep mode) does not automatically enter sleep mo	Threshold (WKUP Pin Active Low -	V _{WKUP2}	Device wakes up and sets WKUP flag	V _{CELL1} - 2.6	V _{CELL1} - 2.0	V _{CELL1} - 1.2	V
the threshold (rising or falling) before activating the WKUP bit. FET CONTROL SPECIFICATIONS (FOR VCELL1, VCELL2, VCELL3 VOLTAGES FROM 2.8V TO 4.3V) Control Outputs Response Time (CFET, DFET) CFET Gate Voltage VCFET No load on CFET VCELL3 - 0.5 VCELL3 - 0.5 VCELL3 + 0.1 V DFET Gate Voltage VDFET No load on DFET VCELL3 - 0.5 VCELL3 - 0.5 VCELL3 + 0.1 V FET Turn On Current (DFET) IDFON DFET voltage = 0 to VCELL3 - 1.5V 80 130 400 µA FET Turn On Current (CFET) IDF(ON) DFET voltage = 0 to VCELL3 - 1.5V 80 200 400 µA FET Turn Off Current (DFET) IDF(OFF) DFET voltage = VDFET to 1V 100 180 mA DFET Resistance to VSS RDF(OFF) VDFET <1V (When turning off the FET) 111 Q SERIAL INTERFACE CHARACTERISTICS SCL Clock Frequency fSCL Any pulse narrower than the max spec is SDA and SCL Inputs SCL Falling Edge to SDA Output Data Valid Valid Time the Bus Must Be Free Before Start of New Transmission the following START condition. LOW Measured at the Vi _L (max) to Vossing. 4.7 µs Clock Low Time 100 Measured at the Vi _L (max) crossing. 4.7 µs	. ,	V _{WKUP2H}	(WKPOL = 0) sets WKUP flag LOW (does		200		mV
Control Outputs Response Time (CFET, DFET) to start of control signal (DFET) Bit 1 to start of control signal (CFET) Bit 1 to SCELL3 control signal control signal control signal (CFET) Bit 1 to SCELL3 control signal control signal control signal control signal control signal control signal (CFET) CELL3 control signal control signal control signal control signal control signal (CFET) CELL3 control signal control sign	Device Wake-up Delay ty		the threshold (rising or falling) before	20	40	60	ms
(CFET, DFET) to start of control signal (CFET) VCELL3 - 0.5 VCELL3 + 0.1 V CFET Gate Voltage VDFET No load on DFET VCELL3 - 0.5 VCELL3 + 0.1 V FET Turn On Current (DFET) IDFON DFET voltage = 0 to VCELL3 - 1.5V 80 130 400 μA FET Turn On Current (DFET) IDF(ON) CFET voltage = 0 to VCELL3 - 1.5V 80 200 400 μA FET Turn Off Current (DFET) IDF(OFF) DFET voltage = VDFET to 1V 100 180 mA DFET Resistance to VSS RDF(OFF) VDFET < 1V (When turning off the FET)	FET CONTROL SPECIFICATIONS (F	OR VCELL	1, VCELL2, VCELL3 VOLTAGES FROM 2.8	BV TO 4.3V)	1		
DFETGate Voltage VDFET No load on DFET V_{CELL3} - 0.5 V_{CELL3} + 0.1 V_{CELL3} + 0		tco	o \ ,		1.0		μs
FET Turn On Current (DFET) I_{DFON} DFET voltage = 0 to VCELL3 -1.5V 80 130 400 μA FET Turn On Current (CFET) $I_{CF(ON)}$ CFET voltage = 0 to VCELL3 -1.5V 80 200 400 μA FET Turn Off Current (DFET) $I_{DF(OFF)}$ DFET voltage = VDFET to 1V 100 180 mA DFET Resistance to VSS $R_{DF(OFF)}$ VDFET <1V (When turning off the FET)	CFET Gate Voltage	VCFET	No load on CFET	V _{CELL3} - 0.5		V _{CELL3} + 0.1	V
FET Turn On Current (CFET) $I_{CF(ON)}$ CFET voltage = 0 to VCELL3 - 1.5V 80 200 400 μ A FET Turn Off Current (DFET) $I_{DF(OFF)}$ DFET voltage = VDFET to 1V 100 180 μ A DFET Resistance to VSS $I_{DF(OFF)}$ VDFET <1V (When turning off the FET) 11 Ω SERIAL INTERFACE CHARACTERISTICS SCL Clock Frequency I_{SCL} 100	DFETGate Voltage	VDFET	No load on DFET	V _{CELL3} - 0.5		V _{CELL3} + 0.1	V
FET Turn Off Current (DFET) $I_{DF(OFF)}$ DFET voltage = VDFET to 1V 100 180 mA DFET Resistance to VSS $R_{DF(OFF)}$ VDFET <1V (When turning off the FET) 11 Ω SERIAL INTERFACE CHARACTERISTICS SCL Clock Frequency f_{SCL} 100 kHz Pulse Width Suppression Time at SDA and SCL Inputs 110 suppressed. 110 suppressed 110 suppressed. 110 suppressed 11	FET Turn On Current (DFET)	I _{DFON}	DFET voltage = 0 to VCELL3 -1.5V	80	130	400	μA
DFET Resistance to VSS R _{DF(OFF)} VDFET <1V (When turning off the FET) SERIAL INTERFACE CHARACTERISTICS SCL Clock Frequency f _{SCL} Pulse Width Suppression Time at SDA and SCL Inputs SCL Falling Edge to SDA Output Data Valid Time the Bus Must Be Free Before Start of New Transmission t _{LOW} Measured at the V _{IL} (max) crossing. 4.7 J100 kHz 100 ns 100 suppressed. 100	FET Turn On Current (CFET)	I _{CF(ON)}	CFET voltage = 0 to VCELL3 - 1.5V	80	200	400	μΑ
SERIAL INTERFACE CHARACTERISTICS SCL Clock Frequency f _{SCL} 100 kHz Pulse Width Suppression Time at SDA and SCL Inputs t _{IN} Any pulse narrower than the max spec is suppressed. 50 ns SCL Falling Edge to SDA Output Data Valid t _{AA} From SCL falling crossing V _{IH} (min), until SDA exits the V _{IL} (max) to V _{IH} (min) window. 3.5 μs Time the Bus Must Be Free Before Start of New Transmission t _{BUF} SDA crossing V _{IH} (min) during a STOP condition to SDA crossing V _{IH} (min) during the following START condition. 4.7 μs Clock Low Time t _{LOW} Measured at the V _{IL} (max) crossing. 4.7 μs	FET Turn Off Current (DFET)	I _{DF(OFF)}	DFET voltage = VDFET to 1V	100	180		mA
SCL Clock Frequency Focl Pulse Width Suppression Time at SDA and SCL Inputs \$\text{t}_{IN}\$ Any pulse narrower than the max spec is suppressed. \$\text{50}\$ \$\text{ ns}\$ \$\text{suppressed}\$ \$\text{50}\$ \$\text{ns}\$ \$\text{suppressed}\$ \$\text{50}\$ \$\text{ns}\$ \$\text{suppressed}\$ \$supp	DFET Resistance to VSS	R _{DF(OFF)}	VDFET <1V (When turning off the FET)			11	Ω
Pulse Width Suppression Time at SDA and SCL Inputs Any pulse narrower than the max spec is suppressed. 50 ns SCL Falling Edge to SDA Output Data Valid From SCL falling crossing V _{IH} (min), until SDA exits the V _{IL} (max) to V _{IH} (min) window. Time the Bus Must Be Free Before Start of New Transmission t _{BUF} SDA crossing V _{IH} (min) during a STOP condition to SDA crossing V _{IH} (min) during the following START condition. Low Measured at the V _{IL} (max) crossing. 4.7	SERIAL INTERFACE CHARACTERIS	STICS					
SDA and SCL Inputs suppressed. SCL Falling Edge to SDA Output Data Valid t_{AA} From SCL falling crossing $V_{IH}(min)$, until SDA exits the $V_{IL}(max)$ to $V_{IH}(min)$ window. 3.5 μ s Time the Bus Must Be Free Before Start of New Transmission t_{BUF} SDA crossing $t_{IH}(min)$ during a STOP condition to SDA crossing $t_{IH}(min)$ during the following START condition. $t_{IL}(max)$ crossing. 4.7 $t_{IL}(max)$ Measured at the $t_{IL}(max)$ crossing. $t_{IL}(max)$ crossing. $t_{IL}(max)$ crossing.	SCL Clock Frequency	fSCL				100	kHz
Valid SDA exits the V _{IL} (max) to V _{IH} (min) window. Time the Bus Must Be Free Before Start of New Transmission t _{BUF} SDA crossing V _{IH} (min) during a STOP condition to SDA crossing V _{IH} (min) during the following START condition. μs Clock Low Time t _{LOW} Measured at the V _{IL} (max) crossing. 4.7		t _{IN}				50	ns
Start of New Transmission condition to SDA crossing V _{IH} (min) during the following START condition. Clock Low Time t _{LOW} Measured at the V _{IL} (max) crossing. 4.7 μs		t _{AA}	SDA exits the V _{IL} (max) to V _{IH} (min)			3.5	μs
		t _{BUF}	condition to SDA crossing V _{IH} (min) during	4.7			μs
Clock High Time t _{HIGH} Measured at the V _{IH} (min) crossing. 4.0 µs	Clock Low Time	t _{LOW}	Measured at the V _{IL} (max) crossing.	4.7			μs
	Clock High Time	tHIGH	Measured at the V _{IH} (min) crossing.	4.0			μs


Over the recommended operating conditions unless otherwise specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Start Condition Setup Time	^t SU:STA	SCL rising edge to SDA falling edge. Both crossing the V _{IH} (min) level.	4.7			μs
Start Condition Hold Time	^t HD:STA	From SDA falling edge crossing $V_{IL}(max)$ to SCL falling edge crossing $V_{IH}(min)$.	4.0			μs
Input Data Setup Time	t _{SU:DAT}	From SDA exiting the $V_{IL}(max)$ to $V_{IH}(min)$ window to SCL rising edge crossing $V_{IL}(min)$.	250			ns
Input Data Hold Time	tHD:DAT	From SCL falling edge crossing $V_{IH}(min)$ to SDA entering the $V_{IL}(max)$ to $V_{IH}(min)$ window.	300			μs
Stop Condition Setup Time	tsu:sto	From SCL rising edge crossing V_{IH} (min) to SDA rising edge crossing V_{IL} (max).	4.0			μs
Stop Condition Hold Time	t _{HD:STO}	From SDA rising edge to SCL falling edge. Both crossing V _{IH} (min).	4.0			μs
Data Output Hold Time	^t DH	From SCL falling edge crossing V _{IL} (max) until SDA enters the V _{IL} (max) to V _{IH} (min) window. (Note 4)	0			ns
SDA and SCL Rise Time	t _R	From V _{IL} (max) to V _{IH} (min).			1000	ns
SDA and SCL Fall Time	t _F	From V _{IH} (min) to V _{IL} (max).			300	ns
Capacitive Loading Of SDA Or SCL (Note 5)	Cb	Total on-chip and off-chip			400	pF
SDA and SCL Bus Pull-up Resistor- Off-Chip (Note 5)	R _{OUT}	Maximum is determined by t_R and t_F . For C_B = 400pF, max is about $2k\Omega \sim 2.5k\Omega$ For C_B = 40pF, max is about $15k\Omega$ to $20k\Omega$	1			kΩ
Input Leakage Current (SCL, SDA)	ILI		-10		10	μΑ
Input Buffer Low Voltage (SCL, SDA)	V _{IL}	Voltage relative to V _{SS} of the device.	-0.3		V _{RGO} x 0.3	V
Input Buffer High Voltage (SCL, SDA)	V _{IH}	Voltage relative to V _{SS} of the device.	V _{RGO} x 0.7		V _{RGO} + 0.1	V
Output Buffer Low Voltage (SDA)	V _{OL}	I _{OL} = 1mA			0.4	V
SDA and SCL Input Buffer Hysteresis (Note 5)	I ² CHYST	Sleep bit = 0	0.05 * V _{RGO}			V


NOTES:

- 3. Power-up of the device requires all V_{CELL1} , V_{CELL2} , V_{CELL3} , and VCC to be above the limits specified.
- 4. The device provides an internal hold time of at least 300ns for the SDA signal to bridge the unidentified region of the falling edge of SCL.
- 5. Limits should be considered typical and are not production tested.
- 6. Typical $5\Omega \pm 2\Omega$, based on characterization data.
- 7. Maximum output capacitance = 15pF.


Wake-Up Timing (WKPOL = 0)



Wake up timing (WKPOL = 1)




Change in Voltage Source, FET Control




intersil


Automatic Temperature Scan



Discharge Overcurrent/Short Circuit Monitor (Assumes DENOCD and DENSCD bits are '0')




Charge Overcurrent Monitor (Assumes DENOCC bit is '0')



Serial Interface Timing Diagrams

Bus Timing



Symbol Table

WAVEFORM	INPUTS	OUTPUTS	WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY		DON'T CARE: CHANGES ALLOWED	CHANGING: STATE NOT KNOWN
	MAY CHANGE FROM LOW TO HIGH	WILL CHANGE FROM LOW TO HIGH		N/A	CENTER LINE IS HIGH IMPEDANCE
	MAY CHANGE FROM HIGH TO LOW	WILL CHANGE FROM HIGH TO LOW			

Registers

TABLE 1. REGISTERS

ADDR	REGISTER	READ/WRITE	7	6	5	4	3	2	1	0
00H	Config/Op Status	Read only	Reserved	Reserved	SA Single AFE	WKUP WKUP pin Status	Reserved	Reserved	Reserved	Reserved
01H	Operating Status (Note 10)	Read only	Reserved	Reserved	XOT Ext over temp	IOT Int over Temp	LDFAIL Load Fail (VMON)	DSC Short Circuit	DOC Discharge OC	COC Charge OC
02H	Not Used	Read/Write	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
03H	Analog Out	Read/Write	UFLG1 User Flag 1	UFLG0 User Flag 0	Reserved	Reserved	AO3	AO2 Analog outp	AO1 ut select bits	AO0
04H	FET Control	Read/Write	SLEEP Force Sleep (Note 11)	LDMONEN Turn on VMON connection	Reserved	Reserved	Reserved	Reserved	CFET Turn on Charge FET (Note 12)	DFET Turn on Discharge FET (Note 12)
05H	Discharge Set	Read/Write (Write only if DISSETEN bit set)	Turn off automatic OCD control	OCDV1 Overcurrent Threshold		Turn off automatic SCD control	SCDV1 Short Circui Threshole			OCDT0 t Discharge e-out
06H	Charge Set	Read/Write (Write only if CHSETEN bit set)	Turn off automatic OCC control	OCCV1 Overcurrer Threshold		SCLONG Long Short- circuit delay	CTDIV Divide charge time by 32	DTDIV Divide discharge time by 64		occto ent Charge e-out
07H	Feature Set	Read/Write (Write only if FSETEN bit set)	ATMPOFF Turn off automatic external temp scan	DIS3 Disable 3.3V reg. (device requires external 3.3V)	TMP3ON Turn on Temp3V	DISXTSD Disable external thermal shutdown	DISITSD Disable internal thermal shutdown	POR Force POR	DISWKUP Disable WKUP pin	WKPOL Wake Up Polarity
08H	Write Enable	Read/Write	FSETEN Enable Feature Set writes	CHSETEN Enable Charge Set writes	DISSETEN Enable Discharge Set writes	UFLG3 User Flag 3	UFLG2 User Flag 2	Reserved	Reserved	Reserved
09H:FFH	Reserved	NA				RESER	RVED			

NOTES:

- 8. A "1" written to a control or configuration bit causes the action to be taken. A "1" read from a status bit indicates that the condition exists.
- 9. "Reserved" indicates that the bit or register is reserved for future expansion. When writing to addresses 2, 3, 4, and 8: write a reserved bit with the value "0". Do not write to reserved registers at addresses 09H through FFH. Ignore reserved bits that are returned in a read operation.
- 10. These status bits are automatically cleared when the register is read. All other status bits are cleared when the condition is cleared.
- 11. This SLEEP bit is cleared on initial power up, by the WKUP pin going high (when WKPOL = "1") or by the WKUP pin going low (when WKPOL = "0"), and by writing a "0" to the location with an I^2 C command.
- 12. When the automatic responses are enabled, these bits are automatically reset by hardware when an overcurrent or short circuit condition turns off the FETs. At all other times, an I²C write operation controls the output to the respective FET and a read returns the current state of the FET drive output circuit (though not the actual voltage at the output pin.)

Status Registers

TABLE 2. CONFIG/OP STATUS REGISTER (ADDR: 00H)

BIT	FUNCTION	DESCRIPTION	
7	RESERVED	Reserved for future expansion.	
6	RESERVED	Reserved for future expansion.	
5	SA Single AFE	Indicates the device is an ISL94200. This bit is set in the chip and cannot be changed.	
4	WKUP Wakeup pin status	This bit is set and reset by hardware. When 'WKPOL' is HIGH: 'WKUP' HIGH = WKUP pin > Threshold voltage 'WKUP' LOW = WKUP pin < Threshold voltage When 'WKPOL' is LOW: 'WKUP' HIGH = WKUP pin < Threshold voltage 'WKUP' LOW = WKUP pin > Threshold voltage	
3	RESERVED	Reserved for future expansion.	
2	RESERVED	Reserved for future expansion.	
1	RESERVED	Reserved for future expansion.	
0	RESERVED	Reserved for future expansion.	

TABLE 3. OPERATING STATUS REGISTER (ADDR: 01H)

BIT	FUNCTION	DESCRIPTION	
7	RESERVED	Reserved for future expansion.	
6	RESERVED	Reserved for future expansion.	
5	XOT Ext Over-temp	This bit is set to "1" when the external thermistor indicates an over-temperature condition. If the temperature condition has cleared, this bit is reset when the register is read.	
4	IOT Int Over-temp	This bit is set to "1" when the internal thermistor indicates an over-temperature condition. If the temperature condition has cleared, this bit is reset when the register is read.	
3	LDFAIL Load Fail (VMON)	When the function is enabled, this bit is set to "1" by hardware when a discharge overcurrent or short circuit condition occurs and the load remains heavy. When the load fail condition is cleared or under a light load, the bit is reset when the register is read.	
2	DSC Short Circuit	This bit is set by hardware when a short circuit condition occurs during discharge. When the discharge short circuit condition is removed, the bit is reset when the register is read.	
1	DOC Discharge OC	This bit is set by hardware when an overcurrent condition occurs during discharge. When the discharge overcurrent condition is removed, the bit is reset when the register is read.	
0	COC Charge OC	This bit is set by hardware when an overcurrent condition occurs during charge. When the charge overcurrent condition is removed, the bit is reset when the register is read.	

Control Registers

TABLE 4. ANALOG OUT CONTROL REGISTER (ADDR: 03H)

BITS	FUN	CTION		DESCRIPTION
7	UFLG1 User Flag 1		General purpo when RGO tur	se flag usable by microcontroller software. This bit is battery backed up, even off.
6	UFLG0 User Flag 0		General purpo when RGO tur	se flag usable by microcontroller software. This bit is battery backed up, even off.
5:4	RESI	ERVED	Reserved for f	uture expansion
BIT 3 AO3	BIT 2 AO2	BIT 1 AO1	BIT 0 AO0	OUTPUT VOLTAGE
0	0	0	0	No Output (low power state)
0	0	0	1	V _{CELL1}
0	0	1	0	V _{CELL2}
0	0	1	1	V _{CELL3}
0	1	0	0	V _{CELL4}
0	1	0	1	V _{CELL5}
0	1	1	0	V _{CELL6}
0	1	1	1	V _{CELL7}
1	0	0	0	External Temperature
1	0	0	1	Internal Temperature
1	х	1	х	RESERVED
1	1	х	х	RESERVED

Configuration Registers

The device is configured for specific application requirements using the Configuration Registers. The configuration registers consist of SRAM memory.

This memory is powered by the RGO output. In a sleep condition, an internal switch converts power for the contents of these registers from RGO to the VCELL1 input.

TABLE 5. FET CONTROL REGISTER (ADDR: 04H)

BIT	FUNCTION	DESCRIPTION
7	SLEEP Force Sleep	Setting this bit to "1" forces the device to go into a sleep condition. This turns off both FET outputs and the voltage regulator. This also resets the CFET, DFET, and CB7ON:CB1ON bits. The SLEEP bit is automatically reset to "0" when the device wakes up. This bit does not reset the AO3:AO0 bits.
6	LDMONEN Turn on VMON connection	Writing a "1" to this bit turns on the VMON circuit. Writing a "0" to this bit turns off the VMON circuit. As such, the microcontroller has full control of the operation of this circuit.
5:2	RESERVED	Reserved for future expansion.
1	CFET	Setting this bit to "1" turns on the charge FET. Setting this bit to "0" turns off the charge FET. This bit is automatically reset in the event of a charge overcurrent condition, unless the automatic response is disabled by the DENOCC bit.
0	DFET	Setting this bit to "1" turns on the discharge FET. Setting this bit to "0" turns off the discharge FET. This bit is automatically reset in the event of a discharge overcurrent or discharge short circuit condition, unless the automatic response is disabled by the DENOCD or DENSCD bits.

TABLE 6. DISCHARGE SET CONFIGURATION REGISTER (ADDR: 05H)

SETTING		FUNCTION
Bit 7	DENOCD Turn off automatic OC discharge control	When set to '0', a discharge overcurrent condition automatically turns off the FETs. When set to '1', a discharge overcurrent condition will not automatically turn off the FETs. In either case, this condition sets the DOC bit, which also turns on the TEMP3V output.
BIT 6 OCDV1	BIT 5 OCDV0	OVERCURRENT DISCHARGE VOLTAGE THRESHOLD
0	0	V _{OCD} = 0.10V
0	1	V _{OCD} = 0.12V
1	0	V _{OCD} = 0.14V
1	1	V _{OCD} = 0.16V
Bit 4	DENSCD Turn off automatic SC discharge control	When set to '0', a discharge short circuit condition turns off the FETs. When set to '1', a discharge short circuit condition will not automatically turn off the FETs. In either case, the condition sets the SCD bit, which also turns on the TEMP3V output.
BIT 3 SCDV1	BIT 2 SCDV0	SHORT CIRCUIT DISCHARGE VOLTAGE THRESHOLD
0	0	V _{SCD} = 0.20V
0	1	V _{SCD} = 0.35V
1	0	V _{SCD} = 0.65V
1	1	V _{SCD} = 1.20V
BIT 1 OCDT1	BIT 0 OCDT0	OVERCURRENT DISCHARGE TIME-OUT
0	0	t _{OCD} = 160ms (2.5ms if DTDIV = 1)
0	1	t_{OCD} = 320ms (5ms if DTDIV = 1)
1	0	t _{OCD} = 640ms (10ms if DTDIV = 1)
1	1	t _{OCD} = 1280ms (20ms if DTDIV = 1)

TABLE 7. CHARGE/TIME SCALE CONFIG REGISTER (ADDR: 06H)

SETTING		FUNCTION
Bit 7	DENOCC Turn off automatic OC charge control	When set to '0', a charge overcurrent condition automatically turns off the FETs. When set to '1', a charge overcurrent condition will not automatically turn off the FETs. In either case, this condition sets the COC bit, which also turns on the TEMP3V output.
BIT 6 OCCV1	BIT 5 OCCV0	OVERCURRENT CHARGE VOLTAGE THRESHOLD
0	0	V _{OCD} = 0.10V
0	1	V _{OCD} = 0.12V
1	0	V _{OCD} = 0.14V
1	1	V _{OCD} = 0.16V
Bit 4	SCLONG Short circuit long delay	When this bit is set to '0', a short circuit needs to be in effect for 190us before a shutdown begins. When this bit is set to '1', a short circuit needs to be in effect for 10ms before a shutdown begins.
Bit 3	CTDIV Divide charge time by 32	When set to "1", the charge overcurrent delay time is divided by 32. When set to "0", the charge overcurrent delay time is divided by 1.
Bit 2	DTDIV Divide discharge time by 64	When set to "1", the discharge overcurrent delay time is divided by 64. When set to "0", the discharge overcurrent delay time is divided by 1.
BIT 1 OCCT1	BIT 0 OCCT0	OVERCURRENT CHARGE TIME-OUT
0	0	t _{OCC} = 80ms (2.5ms if CTDIV=1)
0	1	t _{OCC} = 160ms (5ms if CTDIV=1)
1	0	t _{OCC} = 320ms (10ms if CTDIV=1)
1	1	t _{OCC} = 640ms (20ms if CTDIV=1)

TABLE 8. FEATURE SET CONFIGURATION REGISTER (ADDR: 07H)

BIT	FUNCTION	DESCRIPTION
7	ATMPOFF Turn off automatic external temp scan	When set to '1' this bit disables the automatic temperature scan. When set to '0', the temperature is turned on for 5ms in every 640ms.
6	DIS3 Disable 3.3V regulator	Setting this bit to "1" disables the internal 3.3V regulator. Setting this bit to "1" requires that there be an external 3.3V regulator connected to the RGO pin.
5	TMP3ON Turn on Temp 3.3V	Setting this bit to "1" turns ON the TEMP3V output to the external temperature sensor. The output will remain on as long as this bit remains "1".
4	DISXTSD Disable external thermal shutdown	Setting this bit to "1" disables the automatic shutdown of the power FETs in response to an external over-temperature condition. While the automatic response is disabled, the XOT flag is set so the microcontroller can initiate a shutdown based on the XOT flag.
3	DISITSD Disable internal thermal shutdown	Setting this bit to "1" disables the automatic shutdown of the power FETs in response to an internal over-temperature condition. While the automatic response is disabled, the IOT flag is set so the microcontroller can initiate a shutdown based on the IOT flag.
2	POR Force POR	Setting this bit to "1" forces a POR condition. This resets all internal registers to zero.
1	DISWKUP Disable WKUP pin	Setting this bit to "1" disables the WKUP pin function. CAUTION: Setting this pin to '1' prevents a wake up condition. If the device then goes to sleep, it cannot be waken without a communication link that resets this bit, or by power cycling the device.
0	WKPOL Wake Up Polarity	Setting this bit to "1" sets the device to wake up on a rising edge at the WKUP pin. Setting this bit to "0" sets the device to wake up on a falling edge at the WKUP pin.

TABLE 9. WRITE ENABLE REGISTER (ADDR: 08H)

BIT	FUNCTION	DESCRIPTION
7	FSETEN Enable discharge set writes	When set to "1", allows writes to the Feature Set register. When set to "0", prevents writes to the Feature Set register (Addr: 07H). Default on initial power up is "0".
6	CHSETEN Enable charge set writes	When set to "1", allows writes to the Charge Set register. When set to "0", prevents writes to the Feature Set register (Addr: 06H). Default on initial power up is "0".
5	DISSETEN Enable discharge set writes	When set to "1", allows writes to the Discharge Set register (Addr: 05H). When set to "0", prevents writes to the Feature Set register. Default on initial power up is "0".
4	UFLG3 User Flag 3	General purpose flag usable by microcontroller software. This bit is battery backed up, even when RGO turns off.
3	UFLG2 User Flag 3	General purpose flag usable by microcontroller software. This bit is battery backed up, even when RGO turns off.
2	RESERVED	Reserved for future expansion.
1	RESERVED	Reserved for future expansion.
0	RESERVED	Reserved for future expansion.


Device Description

Design Theory

Instructed by the microcontroller, the ISL94200 performs cell voltage monitoring operations, overcurrent and short circuit monitoring with automatic pack shutdown using built-in selectable time delays, and automatic turn off of the power FETs in an over-temperature condition. All automatic functions of the ISL94200 can be turned off and the microcontroller can manage the operations through software.

Battery Connection

The ISL94200 supports packs of 5 to 7 series connected Li-ion cells. Connection guidelines for each cell combination are shown in Figure 1.



Note: Multiple cells can be connected in parallel

FIGURE 1. BATTERY CONNECTION OPTIONS

System Power-Up/Power-Down

The ISL94200 powers up when the voltages on V_{CELL1} , V_{CELL2} , V_{CELL3} , and VCC all exceed their POR threshold. At this time, the ISL94200 wakes up and turns on the RGO output.

RGO provides a regulated 3.3VDC ±10% voltage at pin RGO. It does this by using a control voltage on the RGC pin to drive an external NPN transistor (see Figure 2.) The transistor should have a beta of at least 70 to provide ample current to the device and external circuits and should have a VCE of greater than 30V (preferably 50V). The voltage at the emitter of the NPN transistor is monitored and regulated to 3.3V by the control signal RGC. RGO also powers most of the ISL94200 internal circuits. A 500 Ω resistor is recommended in the collector of the NPN transistor to minimize initial current surge when the regulator turns on.

Once powered up, the device remains in a wake up state until put to sleep by the microcontroller (typically when the cells drop too low in voltage) or until the V_{CELL1}, V_{CELL2}, V_{CELL3}, or VCC voltages drop below their POR threshold.




FIGURE 2. VOLTAGE REGULATOR CIRCUITS

WKUP Pin Operation

There are two ways to design a wake up of the ISL94200. In an active LOW connection (WKPOL = "0" - default), the device wakes up when a charger is connected to the pack. This pulls the WKUP pin low when compared to a reference based on the V_{CELL1} voltage. In an active HIGH connection (WKPOL = '1') the device wakes up when the WKUP pin is pulled high by a connection through an external switch.




FIGURE 3. WAKE UP CONTROL CIRCUITS

Protection Functions

In the default recommended condition, the ISL94200 automatically responds to discharge overcurrent, discharge short circuit, charge overcurrent, internal over-temperature, and external over-temperature conditions. The designer can set optional over-ride conditions that allow the response to be dictated by the microcontroller. These are discussed below.

OVERCURRENT SAFETY FUNCTIONS

The ISL94200 continually monitors the discharge current by monitoring the voltage at the CSENSE and DSENSE pins. If that voltage exceeds a selected value for a time exceeding a selected delay, then the device enters an overcurrent or short circuit protection mode. In these modes, the ISL94200 automatically turns off both power FETs and hence prevents current from flowing through the terminals P+ and P-.

The voltage thresholds and the response times of the overcurrent protection circuits are selectable for discharge overcurrent, charge overcurrent, and discharge short circuit conditions. The specific settings are determined by bits in the Discharge Set Configuration Register (ADDR:05H) (refer to Table 6) and the Charge/Time Scale Configuration Scale Register (ADDR:06H) (refer to Table 7). In addition, refer to "Registers" on page 12.

In an overcurrent condition, the ISL94200 automatically turns off the voltage on CFET and DFET pins. The DFET output drives the discharge FET gate low, turning off the FET quickly. The CFET output turns off and allows the gate of the charge FET to be pulled low through a resistor.

By turning off the FETs the ISL94200 prevents damage to the battery pack caused by excessive current into or out of the cells (as in the case of a faulty charger or short-circuit condition).

When the ISL94200 detects a discharge overcurrent condition, both power FETs are turned off and the DOC bit is set. (When the FETs are turned off, the DFET and CFET bits are also reset.) The automatic response to overcurrent during discharge is prevented by setting the DENOCD bit to "1". The external microcontroller can turn on the FETs at any time to recover from this condition, but it would usually turn on the load monitor function (by setting the LDMONEN bit) and monitor the LDFAIL bit to detect that the overcurrent condition has been removed.

When the ISL94200 detects a discharge short circuit condition, both power FETs are turned off and DSC bit is set. (When the FETs are turned off, the DFET and CFET bits are also reset.) The automatic response to short circuit during discharge is prevented by setting the DENSCD bit to "1". The external microcontroller can turn on the FETs at any time to recover from this condition, but it would usually turn on the load monitor function (by setting the LDMONEN bit) and monitor the LDFAIL bit to detect that the overcurrent condition has been removed.

When the ISL94200 detects a charge overcurrent condition, both power FETs are turned off and COC bit is set. (When the FETs are turned off, the DFET and CFET bits are also reset.) The automatic response to overcurrent during discharge is prevented by setting the DENOCC bit to "1". The external microcontroller can turn on the FETs at any time to recover from this condition, but it would usually wait to do this until the cell voltages are not over charged and that the overcurrent condition has been removed. Or, the microcontroller could wait until the pack is removed from the charger and then re-attached.

An alternative method of providing the protection function, if desired by the designer, is to turn off the automatic safety response. In this case, the ISL94200 devices still monitor the conditions and set the status bits, but take no action in overcurrent or short circuit conditions. Safety of the pack depends, instead, on the microcontroller to send commands to the ISL94200 to turn off the FETs.

To facilitate a microcontroller response to an overcurrent condition, especially if the microcontroller is in a low power state, a charge overcurrent flag (COC), a discharge overcurrent flag (DOC), or the short circuit flag (DSC) being set causes the ISL94200 TEMP3V output to turn on and pull high (see Figure 5). This output can be used as an external interrupt by the microcontroller to wake-up quickly to handle the overcurrent condition.




FIGURE 4. LOAD MONITOR CIRCUIT

LOAD MONITORING

The load monitor function in the ISL94200 (see Figure 4) is used primarily to detect that the load has been removed following an overcurrent or short circuit condition during discharge. This can be used in a control algorithm to prevent the FETs from turning on while the overload or short circuit condition remains.

The load monitor can also be used by the microcontroller algorithms after an undervoltage condition on any cells causes the FETs to turn off. Use of the load monitor prevents the FETs from turning on while the load is still present. This minimizes the possible "oscillations" that can occur when a load is applied in a low capacity pack. It can also be part of a system protection mechanism to prevent the load from turning on automatically - i.e. some action must be taken before the pack is again turned on.

The load monitor circuit can be turned on or off by the microcontroller. It is normally turned off to minimize current consumption. It must be activated by the external microcontroller for it to operate. The circuit works by internally connecting the VMON pin to VSS through a resistor. The circuit operates shown as in Figure 4.

In a typical pack operation, when an overcurrent or short circuit event happens, the DFET turns off, opening the battery circuit to the load. At this time, the R_L is small and the load monitor is initially off. In this condition, the voltage at VMON rises to nearly the pack voltage.

Once the power FETs turn off, the microcontroller activates the load monitor by setting the LDMONEN bit. This turns on an internal FET that adds a pull down resistor to the load monitor circuit. While still in the overload condition the

combination of the load resistor, an external adjustment resistor (R_1) , and the internal load monitor resistor form a voltage divider. R_1 is chosen so that when the load is released to a sufficient level, the LDFAIL condition is reset.

OVER-TEMPERATURE SAFETY FUNCTIONS

External Temperature Monitoring

The external temperature is monitored by using a voltage divider consisting of a fixed resistor and a thermistor. This divider is powered by the ISL94200 TEMP3V output. This output is normally controlled so it is on for only short periods to minimize current consumption.

Without microcontroller intervention, and in the default state, the ISL94200 provides an automatic temperature scan. This scan circuit repeatedly turns on TEMP3V output (and the external temperature monitor) for 5ms out of every 640ms. In this way, the external temperature is monitored even if the microcontroller is asleep.

When the TEMP3V output turns on, the ISL94200 waits 1ms for the temperature reading to stabilize, then compares the external temperature voltage with an internal voltage divider that is set to TEMP3V/13. When the thermistor voltage is below the reference threshold after the delay, an external temperature fail condition exists. To set the external overtemperature limit, set the value of R_X resistor to the 12 times the resistance of the thermistor at the over-temp threshold.

The TEMP3V output pin also turns on when the microcontroller sets the AO3:AO0 bits to select that the external temperature voltage. This causes the TEMPI voltage to be placed on AO and activates (after 1ms) the over-temperature detection. As long as the AO3:AO0 bits point to the external temperature, the TEMP3V output remains on.

Because of the manual scan of the temperature, it may be desired to turn off the automatic scan, although they can be used at the same time without interference. To turn off the automatic scan, set the ATMPOFF bit.

The microcontroller can over-ride both the automatic temperature scan and the microcontroller controlled temperature scan by setting the TEMP3ON configuration bit. This turns on the TEMP3V output to keep the temperature control voltage on all the time, for a continuous monitoring of an over-temperature condition. This likely will consume a significant amount of current, so this feature is usually used for special or test purposes.

Protection

As a default, when the ISL94200 detects an internal or external over-temperature condition, the FETs are turned off, and the IOT bit or XOT bit (respectively) is set.

Turning off the FETs in the event of an over-temperature condition prevents continued discharge or charge of the cells when they are over heated.

In the event of an automatic over-temperature condition the FETs are held off until the temperature drops back below the temperature recovery threshold. During this temperature shutdown period, the microcontroller can monitor the internal temperature through the analog output pin (AO), but any writes to the CFET or DFET bits are ignored

The automatic response to an internal over-temperature is prevented by setting the DISITSD bit to "1". The automatic response to an external over-temperature is prevented by setting the DISXTSD bit to "1". In either case, it is important for the microcontroller to monitor the internal and external temperature to protect the pack and the electronics in an over-temperature condition.

Analog Multiplexer Selection

The ISL94200 devices can be used to externally monitor individual battery cell voltages and temperatures. Each quantity can be monitored at the analog output pin (AO). The desired voltage is selected using the I²C interface and the AO3:AO0 bits. See Figure 6.

VOLTAGE MONITORING

Since the voltage on each of the Li-ion Cells are normally higher than the regulated supply voltage, and since the voltages on the upper cells is much higher than is tolerated by a microcontroller, it is necessary to both level shift and divide the voltage before it can be monitored by the microcontroller or an external A/D converter. To get into the voltage range required by the external circuits, the voltage level shifter divides the cell voltage by 2 and references it to VSS. Therefore, a Li-ion cell with a voltage of 4.2V becomes a voltage of 2.1V on the AO pin.

TEMPERATURE MONITORING

The voltage representing the external temperature applied at the TEMPI terminal is directed to the AO terminal through a MUX, as selected by the AO control bits (see Figures 5 and 6). The external temperature voltage is not divided by 2 as are the cell voltages. Instead it is a direct reflection of the voltage at the TEMPI pin.

A similar operation occurs when monitoring the internal temperature through the AO output, except there is no external "calibration" of the voltage associated with the internal temperature. For the internal temperature monitoring, the voltage at the output is linear with respect to temperature. See "Operating Specifications" for information about the output voltage at +25°C and the output slope relative to temperature on page 6.




FIGURE 5. EXTERNAL TEMPERATURE MONITORING AND CONTROL




FIGURE 6. ANALOG OUTPUT MONITORING DIAGRAM

External VMON/CFET Protection Mechanisms

When there is a single charge/discharge path, a blocking diode is recommended in the VMON to P- path in ISL94200 solution. See D₁ in Figure 7. This diode is to protect against a negative voltage on the VMON pin that can occur when the FETs are off and the charger connects to the pack. This diode is not needed when there is a separate charge and discharge path, because the voltages on P- (discharge) are likely always positive. The diode also is not needed if the differential between the minimum pack voltage and maximum charger voltage does not exceed 22V.

When the pack is designed with a single set of charge/discharge FETs, the ISL94200 CFET pin should be protected in the event of an over-current or short circuit shutdown. When this happens, the FET opens suddenly. The flyback voltage from the motor windings could exceed the maximum input voltage on the CFET pin. So, it is recommended that an additional external series diode be placed between the CFET pin of the ISL94200 and the gate of the Charge FET. See Diode D_3 in Figure 7. This will reduce the CFET gate voltage, but not significantly.

Finally, to protect the Charge FET itself in the event of a large negative voltage on the Pack- pin, zener diode D_4 is added. The large negative voltage can occur when the P- pin goes significantly negative, while the CFET pin is being internally clamped at VSS. The zener voltage of D4 should be less than the $V_{GS}(max)$ specification of the FET.




FIGURE 7. USE OF A DIODES FOR PROTECTING THE CFET AND VMON PINS

User Flags

The ISL94200 contains four flags in the register area that the microcontroller can use for general purpose indicators. These bits are designated UFLG3, UFLG2, UFLG1, and UFLG0. The microcontroller can set or reset these bits by writing into the appropriate register.

The user flag bits are battery backed up, so the contents remain even after exiting a sleep mode. However, if the

microcontroller sets the POR bit to force a power on reset, all of the user flags will also be reset. In addition, if the voltage on cell-1 ever drops below the POR voltage, the contents of the user flags (as well as all other register values) could be lost.

Serial Interface

INTERFACE CONVENTIONS

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the ISL94200 devices operate as slaves in all applications.

When sending or receiving data, the convention is the most significant bit (MSB) is sent first. So, the first address bit sent is Bit 7.

CLOCK AND DATA

Data states on the SDA line can change only while SCL is LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 8.

START CONDITION

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. See Figure 9.

STOP CONDITION

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition is only issued after the transmitting device has released the bus. See Figure 9.

ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge that it received the eight bits of data. See Figure 10.

The device responds with an acknowledge after recognition of a start condition and the correct slave byte. If a write operation is selected, the device responds with an acknowledge after the receipt of each subsequent eight bits. The device acknowledges all incoming data and address bytes, except for the slave byte when the contents do not match the device's internal slave address.

In the read mode, the device transmits eight bits of data, releases the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continues to transmit data. The device terminates further data transmissions if an acknowledge is not detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state




FIGURE 8. VALID DATA CHANGES ON I²C BUS




FIGURE 9. I²C START AND STOP BITS





FIGURE 10. ACKNOWLEDGE RESPONSE FROM RECEIVER

WRITE OPERATIONS

For a write operation, the device requires a slave byte and an address byte. The slave byte specifies the particular device on the I²C bus that the master is writing to. The address specifies one of the registers in that device. After receipt of each byte, the device responds with an acknowledge, and awaits the next eight bits from the master. After the acknowledge, following the transfer of data, the master terminates the transfer by generating a stop condition. See Figure 11.

When receiving data from the master, the value in the data byte is transferred into the register specified by the address byte on the falling edge of the clock following the 8th data bit.

After receiving the acknowledge after the data byte, the device automatically increments the address. So, before sending the stop bit, the master may send additional data to the device without re-sending the slave and address bytes. After writing to address 0AH, the address "wraps around" to address 0. Do not continue to write to addresses higher than address 08H, since these addresses access registers that are reserved. Writing to these locations can result in unexpected device operation.



Read Operations

Read operations are initiated in the same manner as write operations with the host sending the address where the read is to start (but no data). Then, the host sends an ACK, a repeated start, and the slave byte with the LSB = 1. After the device acknowledges the slave byte, the device sends out one bit of data for each master clock. After the slave sends eight bits to the master, the master sends a NACK (Not acknowledge) to the device, to indicate the data transfer is complete, then the master sends a stop bit. See Figure 12.

After sending the eighth data bit to the master, the device automatically increments its internal address pointer. So the master, instead of sending a NACK and the stop bit, can send additional clocks to read the contents of the next register - without sending another slave and address byte.

If the last address read or written is known, the master can initiate a current address read. In this case, only the slave byte is sent before data is returned. (See Figure 12.)

Register Protection

The Discharge Set, Charge Set, and Feature Set configuration registers are write protected on initial power up. In order to write to these registers it is necessary to set a bit to enable each one. These write enable bits are in the Write Enable register (Address 08H).

Write the FSETEN bit (Addr 8:bit 7) to "1" to enable changes to the data in the Feature Set register (Address 7).

Random Read s SIGNALS FROM THE MASTER NS AT CO A R SLAVE REGISTER SLAVE R ADDRESS BYTE BYTE ΚP 01010001 0101000 **SDA BUS** SIGNALS FROM THE SLAVE A C K A C K С DATA ISL94200: SLAVE BYTE = 010100xH

FIGURE 12. READ SEQUENCE

Write the CHSETEN bit (Addr 8:bit 6) to "1" to enable changes to the data in the Feature Set register (Address 6).


Write the DISSETEN bit (Addr 8:bit 5) to "1" to enable changes to the data in the Feature Set register (Address 5).

The microcontroller can reset these bits back to zero to prevent inadvertent writes that change the operation of the pack.

Operation State Machine

Figure 13 shows a device state machine which defines how the ISL94200 responds to various conditions.

Current Address Read



intersil




FIGURE 13. DEVICE OPERATION STATE MACHINE

Applications Circuits

The following application circuits are ideas to consider when developing a battery-pack implementation. There are many more ways that the pack can be designed.

Also, refer to the ISL9208 or ISL9216 application guides for additional circuit design guidelines.




FIGURE 14. 7-CELL APPLICATION CIRCUIT INTEGRATED CHARGE/DISCHARGE




FIGURE 15. 7-CELL APPLICATION CIRCUIT SEPARATE CHARGE/DISCHARGE




FIGURE 16. 7-CELL APPLICATION CIRCUIT WITH SWITCH WAKE-UP AND SEPARATE CHARGE/DISCHARGE

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L24.4x4D

24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06

28



NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.

July 3, 2008

intersil FN6718.0