

SMBus/ I ²C 8 - Channel LED Driver

I SL9 7 6 7 7

The ISL97677 is an SMBus/ $1²C$ controlled multi-channel LED driver for notebook and monitor LCD backlight applications with PWM dimming and fault reporting functions. The ISL97677 is capable of driving typically 96 pieces of 3.4V/50mA LEDs. The ISL97677 has multiple channels of voltage controlled current sources with typical currents matching to ± 0.7 %, which compensate for the non-uniformity effect of forward voltages variance in the LED strings. To minimize the voltage headroom and power loss in the typical multi-string operation, the ISL97677 features dynamic headroom control that monitors the highest LED forward voltage string and uses its feedback signal for output regulation.

The ISL97677 can operate in multiple modes of operations. It can be controlled by SMBus/ 1^2C communications and an external PWM dimming signal with currents matching of $\pm 1\%$ across all ranges.

The ISL97677 features extensive protection functions that include string open and short circuit detections, OVP, and OTP. The fault conditions will be recorded in the Fault/ Status register. There are selectable short-circuit thresholds and the switching frequency can be programmed between 500kHz and 1.5MHz.

ISL97677 is available in the 32 Leads QFN 5mmx5mm and operate from -40° C to $+85^{\circ}$ C with input voltage ranges from 4.75V to 26V.

Features

- 8 Channels
- $4.75V 26V$ Input
- 45V Maximum Output
- Drive Typically 96 LEDs (3.4V/50mA each)
- Dimm ing Controls
	- SMBus/ $1²C$ 8-Bit PWM Dimming
	- SMBus and External PWM DPST Dimming Control
	- External PWM Dimming with or without SMBus/ $1²C$
	- PWM Dimming range from 0.4% to 100%
- Current Matching $\pm 0.7\%$
- Protections
	- String Open Circuit and Short Circuit Detections, OVP, and OTP
- Adjustable Dimming Frequency
- Adjustable Switching Frequency
- 32 Ld (5mmx5mm) QFN Package

Applications

- Notebook Displays WLED or RGB LED Backlighting
- LCD Monitor LED Backlighting

FI GURE 1 . I SL9 7 6 7 7 TYPI CAL APPLI CATI ON DI AGRAM

Block Diagram

Ordering I nform ation

NOTES:

1. [Add "-T" or "-TK" suffix for tape and reel. Please refer to T](http://www.intersil.com/data/tb/tb347.pdf)B347 for details on reel specifications.

2. These I ntersil Pb-free plastic packaged products em ploy special Pb-free m aterial sets, molding compounds/ die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). I ntersil Pb-free products are MSL classified at Pb-free peak reflow tem peratures that m eet or exceed the Pb-free requirem ents of I PC/ JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for *ISL97677*. For more information on MSL please [see techbrief](http://www.intersil.com/data/tb/tb363.pdf) **TB363**.

Pin Configuration

Pin Descriptions (I = Input, O = Output, S = Supply)

Absolute Maximum Ratings **Thermal Information**

voltage ratings are all with respect to AGND pin

Recom m ended Operating Conditions

Tem perature Range 40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. PSI $_{\text{JT}}$ is the PSI junction-to-top thermal characterization parameter. If the package top temperature can be measured with this rating then the die junction temperature can be estimated more accurately than the θ_{JC} and θ_{JC} thermal resistance ratings.

Electrical Specifications All specifications below are characterized at T_A = -40°C to +85°C; V_{IN} = 12V, /SHUT = 5V, ISET = 36kΩ, unless otherwise noted. **Boldface lim its apply over the operating tem perature range, - 4 0 °C to + 8 5 °C.**

Electrical Specifications All specifications below are characterized at T_A = -40°C to +85°C; V_{IN} = 12V, /SHUT = 5V, ISET = 36kΩ, unless otherwise noted. **Boldface lim its apply over the operating tem perature range, - 4 0 ° C to + 8 5 °C. (Continued)**

Electrical Specifications All specifications below are characterized at T_A = -40°C to +85°C; V_{IN} = 12V, /SHUT = 5V, ISET = 36kΩ, unless otherwise noted. **Boldface lim its apply over the operating tem perature range, - 4 0 ° C to + 8 5 °C. (Continued)**

NOTES:

7. Parameters with MIN and/ or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

8. At maximum V_{IN} of 26V, minimum V_{OUT} is 28V. Minimum V_{OUT} can be lower at lower V_{IN}

9. Limits established by characterization and are not production tested.

Typical Perform ance Curves

FI GURE 3. EFFI CI ENCY vs V_{IN} vs TEMPERATURE AT **5 0 m A**

MATCHI NG EXAMPLE

FI GURE 4. EFFI CI ENCY vs V_{IN} vs TEMPERATURE AT **2 0 m A**

FI GURE 5 . EFFI CI ENCY vs I LED FI GURE 6 . EFFI CI ENCY vs SW I TCHI NG FREQUENCY

TEMPERATURE

Typical Perform ance Curves (Continued)

FI GURE 1 1 . VHEADROOM vs VI N vs TEMPERATURE AT 5 0 m A

TEMPERATURE WITH / SHUT ENABLE

FI GURE 1 0 . TYPI CAL CHANNEL VOLTAGE EXAMPLE

FI GURE 1 2 . VHEADROOM vs VI N vs TEMPERATURE AT 2 0 m A

FIGURE 14. VOUT RIPPLE VOLTAGE

 ϵ **Ch2 Position VO (2 0 V/ DI V)** 1 Rdiv Ch2 Scale **EN (5 V/ DI V)** 20.0% UHIIIHIIIIIIIIIIIIIII <u> Alian American Artistic Andrews A</u> **I I N (1 A/ DI V)** ILED **I LED (5 0 m A/ DI V)** 12V, 8P11S, 50mA M 20.0ms 25.0kS/s 40.0 us/pt
A Ch1 / 2.6V

Typical Perform ance Curves (Continued)

FIGURE 17. LINE REGULATION WITH V_{IN} CHANGES FROM 1 2 V TO 2 6 V DI SABLE PROFI LE

FI GURE 1 9 . LOAD REGULATI ON W I TH I LED CHANGES FROM 0 .4 % TO 1 0 0 % PW M DI MMI NG

FIGURE 16. IN-RUSH CURRENT AND LED CURRENT $AT V_{IN} = 26V$

FIGURE 18. LINE REGULATION WITH V_{IN} CHANGES FROM 2 6 V TO 1 2 V

FI GURE 2 0 . LOAD REGULATI ON W I TH I LED CHANGES FROM 1 0 0 % TO 0 .4 % PW M DI MMI NG

Typical Perform ance Curves (Continued)

FI GURE 2 1 . LOAD REGULATI ON W I TH I LED CHANGES FROM 0 % TO 1 0 0 % PW M DI MMI NG

FI GURE 2 2 . LOAD REGULATI ON W I TH I LED CHANGES FROM 100% to 0% PWM DIMMING

Theory of Operation

PW M Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED string with the highest forward voltage drop to run at the programmed current. The ISL97677 employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for the notebook backlight application where the power can be several Li-ion cell batteries or instantly change to an AC/ DC adapter without rendering a noticeable visual nuisance. The number of LEDs that can be driven by ISL97677 depends on the type of LED chosen in the application. The ISL97677 is capable of boosting up to 45V and drive 8 channels of LEDs at maximum of 45mA per channel.

Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure [24.](#page-11-0)

The LED peak current is set by translating the R_{SFT} current to the output with a scaling factor of $707.9/R_{SFT}$. The source terminals of the current source MOSFETs are designed to run at 500mV to optimize power loss vs accuracy requirements. The sources of errors of the channel-to-channel current matching come from the op amps offset, internal layout, reference, and current source resistors. These parameters are optimized for current matching and absolute current accuracy. However, the absolute accuracy is additionally determined by the external R_{SFT} . A 0.1% tolerance resistor is recommended.

FI GURE 2 4 . SI MPLI FI ED CURRENT SOURCE CI RCUI T

Dynam ic Headroom Control

The ISL97677 features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the CH pins. When this lowest I_{IN} voltage is lower than the short circuit threshold, V_{SC} , such voltage will be used as the feedback signal for the boost regulator. The boost makes the output to the correct level such that the lowest CH pin is at the target headroom voltage. Since all LED strings are connected to the same output voltage, the other CH pins will have a higher voltage, but the regulated current source circuit on each channel will ensure that each channel has the same programmed current. The output voltage will regulate cycle by cycle and is always referenced to the highest forward voltage string in the architecture.

OVP and VOUT Requirem ent

The Overvoltage Protection (OVP) pin has a function of setting the overvoltage trip level as well as limiting the V_{OUT} regulation range.

The ISL97677 OVP threshold is set by RUPPER and RLOWER as shown in Equation [1:](#page-11-1)

 $V_{OUT~OVP} = 1.21V \times (R_{UPPER} + R_{LOWER}) / R_{LOWER}$ (EQ. 1)

V_{OUT} can only regulate between 64% and 100% of the VOUT_OVP such that:

Allowable $V_{\text{OUT}} = 64\%$ to 100% of $V_{\text{OUT}-\text{OVP}}$

For example, if 10 LEDs are used with the worst case V_{OUT} of 35V. If R₁ and R₂ are chosen such that the OVP level is set at 40V, then the V_{OUT} is allowed to operate between 25.6V and 40V. If the requirement is changed to a 6 LEDs 21V V_{OUT} application, then the OVP level must be reduced and users should follow $V_{OUT} = (64\%$ ~ 100%)OVP requirement. Otherwise, the headroom control will be disturbed such that the channel voltage can be much higher than expected and sometimes it can prevents the driver from operating properly.

The ratio of the OVP capacitors should be the inverse of the OVP resistors. For example, if R_{UPPER}/R_{LOWER} = 33/1, then $C_{\text{UPPER}}/C_{\text{LOWER}}$ = 1/33 with C_{UPPER} = 100pF and C_l OWER = 3.3nF.

Dim m ing Controls

The ISL97677 allows two ways of controlling the LED current, and therefore, the brightness. They are:

- 1. DC current adjustm ent
- 2. PWM chopping of the LED current defined in Step 1.

There are various ways to achieve DC or PWM current control, which will be described in the following.

In any dimming controls, the EN pin must be high. EN is a high voltage pin that can be applied with a digital signal or tied directly to V_{IN} for enable function.

MAXI MUM DC CURRENT SETTI NG

The initial brightness should be set by choosing an appropriate value for R_{SFT} . This should be chosen to fix the maximum possible LED current:

$$
I_{LEDmax} = \frac{707.9}{R_{SET}} \tag{Eq. 2}
$$

Alternatively, the R_{SET} can be replaced by digital potentiom eter for adjustable current. On the other hand, the current accuracy is designed when RSET is set at 20m to 40m A.

PW M CONTROL

The I SL97677 also provides PWM dimming by PWM chopping of the current in the LEDs for all 8 channels to provide an average LED current. During the On periods, the LED current will be defined by the value of RSFT, as described in Equation [1](#page-11-1).

PW M Dim m ing Frequency Adjustm ent

The dimming frequencies of all modes are set by an external resistor at the FPWM pin as shown in Equation [3](#page-11-2):

$$
f_{\text{PWM}} = \frac{6.66 \times 10^7}{\text{RPWM}} \tag{EQ.3}
$$

where f_{PWM} is the desirable PWM dimming frequency and R_{FPWM} is the setting resistor.

External PW M Dim m ing

The ISL97677 can operate as basic PWM dimming LED driver with or without the need of SMBus/I²C interface. To do so, users need to set EN = high and SMBCLK/SCL = grounded or floating, SMBDAT/SDA = grounded or floating. The EN is a high voltage pin that can be applied with a digital I/O signal or tie to V_{IN} . The PWM output will follow the PWM input and the dimming frequency will be set by R_{PWM}.

Sw itching Frequency

The boost switching frequency can be adjusted by a resistor as shown in Equation [4](#page-12-0):

$$
f_{SW} = \frac{(5 \times 10^{10})}{R_{OSC}}
$$
 (EQ. 4)

where f_{SW} is the desirable boost switching frequency and R_{OSC} is the setting resistor.

5 V and 2 .3 V Low Dropout Regulators

A 5V LDO regulator is present at the VDC pin to develop the necessary low voltage supply, which is used by the chips internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of 1µF or more for the regulation. The VDC pin can be used for a coarse regulator or reference but do not pull more than few mA from it.

Sim ilarly, a 2.3V LDO regulator is present at the VLOGIC pin to develop the necessary low voltage supply for the chip's internal logic control circuitry. A 1µF bypass capacitor or more is needed for regulation. The VLOGIC pin can be used as a coarse regulator or reference but do not pull more than few mA from it.

Soft- Start

The ISL97677 uses a digital soft-start where the boost current limit is stepped up in 8 steps. The initial current limit level is set to one ninth of the full current limit, with subsequent steps increasing this by a ninth every 2ms. In the event that no LEDs have been conducting during the interval since the last step (for example, if the LEDs are running at low duty cycle at low PWM frequency) then the step will be delayed until the LEDs are conducting. If the LEDs are disabled and re-enabled again then soft start will be restarted when the LEDs are enabled.

Fault Protection and Monitoring

The ISL97677 features extensive protection functions to cover all the perceivable failure conditions. The failure mode of a LED can be either open circuit or as a short. The behavior of an open circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a zener diode, which is integrated into the device in parallel with the now opened LED.

For basic LEDs (which do not have built-in zener diodes), an open circuit failure of an LED will only result in the loss of one channel of LEDs without affecting other channels. Similarly, a short circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring. All LED faults are reported via the SMBus interface to Register 0x02 (Fault/ Status register).

Due to the lag in boost response to any load change at its output, certain transient events (such as significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97677 uses feedback from the LEDs to determine when it is in a stable operating region and

prevents apparent faults during these transient events from allowing any of the LED strings to fault out. See Table 1 for more details.

Short Circuit Protection (SCP)

The short circuit detection circuit monitors the voltage on each channel and disables faulty channels which are detected above the programmed short circuit threshold. There are three selectable levels of short circuit threshold (3V, 4V, and 5V) that can be programmed through the Configuration Register 0x0F. When an LED becomes shorted, the action taken is described in Table 1. The default short circuit threshold is 4V. The detection of this failure mode can be disabled by SMBus interface via Register 0x0F.

Open Circuit Protection (OCP)

When one of the LEDs becomes open circuit, it can behave as either an infinite resistance or a gradually increasing finite resistance. The ISL97677 monitors the current in each channel such that any string which reaches the intended output current is considered "good". Should the current subsequently fall below the target, the channel will be considered an "open circuit". Furthermore, should the boost output of the ISL97677 reach the OVP limit or should the lower over-temperature threshold be reached, all channels which are not "good" will immediately be considered as "open circuit". Detection of an "open circuit" channel will result in a time-out before disabling of the affected channel.

Some users employ some special types of LEDs that have zener diode structure in parallel with the LED for ESD enhancement, thus enabling open circuit operation. When this type of LED goes open circuit, the effect is as if the LED forward voltage has increased, but no light will be emitted. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, allowing all other LEDs in the string to remain functional. Care should be taken in this case that the boost OVP limit and SCP limit are set properly, so as to make sure that multiple failures on one string do not cause all other good channels to be faulted out. This is due to the increased forward voltage of the faulty channel making all other channel look as if they have LED shorts. See Table 1 for details for responses to fault conditions.

Overvoltage Protection (OVP)

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as shown in Equation [5](#page-12-1):

$$
\mathsf{OVP} = 1.21 \text{V} \times (\mathsf{R}_{\mathsf{UPPER}} + \mathsf{R}_{\mathsf{LOWER}}) / \mathsf{R}_{\mathsf{LOWER}} \tag{Eq. 5}
$$

These resistors should be large to minimize the power loss. For example, a 1MkΩ R_{UPPFR} and 30kΩ R_{LOWER} sets OVP to 41.2V. Large OVP resistors also allow COUT discharges slowly during the PWM Off time. Parallel capacitors should be placed across the OVP resistors such that RUPPER/ RLOWER = CLOWER/ CUPPER. Using a C_{UPPER} value of at least 30pF is recommended. These

capacitors reduce the AC impedance of the OVP node, which is important when using high value resistors.

Undervoltage Lockout

If the input voltage falls below the UVLO level of 2.8V, the device will stop switching and be reset. Operation will restart only if the device control interface re-enables it once the input voltage is back in the normal operating range. Also all digital settings will be reset to their default states.

Over- Tem perature Protection (OTP)

The ISL97677 includes two over-temperature thresholds. The lower threshold is set to $+130^{\circ}$ C. When this threshold is reached, any channel which is outputting current at a level significantly below the regulation target will be treated as "open circuit" and disabled after a time-out period. The intention of the lower threshold is to allow bad channels to be isolated and disabled before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to $+150^{\circ}$ C. Each time this is reached, the boost will stop switching and the output current sources will be switched off and stay off until the control interface disables and re-enables it. Hitting of the upper threshold will also set the thermal fault bit of the Fault/ Status register 0x02. Unless disabled via the / SHUT pin, the device stays in an active state throughout, allowing the external processor to interrogate the fault condition.

For the extensive fault protection conditions, please refer to Figure 25 and Table 1 for details.

Shutdow n

When the EN pin is low the entire chip is shut down to give close to zero shutdown current. The digital interfaces will not be active during this time.

FI GURE 2 5 . SI MPLI FI ED FAULT PROTECTI ONS

P = Stop condition

A = Acknow ledge

A = Not acknow ledge

R/ W = Read enable at high; W rite enable at low

FI GURE 2 8 . READ BYTE PROTOCOL

W rite Byte

The Write Byte protocol is only three bytes long. The first byte starts with the slave address followed by the "command code," which translates to the "register index" being written. The third byte contains the data byte that must be written into the register selected by the "command code". A shaded label is used on cycles during which the slaved backlight controller "owns" or "drives" the Data line. All other cycles are driven by the "host master."

Read Byte

As shown in the Figure 28, the four byte long Read Byte protocol starts out with the slave address followed by the "command code" which translates to the "register index." Subsequently, the bus direction turns around with the rebroadcast of the slave address with bit 0 indicating a read ("R") cycle. The fourth byte contains the data being returned by the backlight controller. That byte value in the data byte reflects the value of the register being queried at the "command code" index. Note the bus directions, which are highlighted by the shaded label that is used on cycles during which the slaved backlight controller "owns" or "drives" the Data line. All other cycles are driven by the "host master."

Slave Device Address

The slave address contains 7 MSB plus one LSB as R/W bit, but these 8 bits are usually called Slave Address bytes. As shown in Figure 29, the high nibble of the slave address byte is 0x5 or 0101b to denote the "backlight controller class." Bit 3 in the lower nibble of the slave address byte is 1. Bit 0 is always the R/ W bit, as specified by the SMBus protocol. Note: In this document, the device address will always be expressed as a full 8-bit address instead of the shorter 7-bit address typically used in other backlight controller specifications to avoid

confusion. Therefore, if the device is in the write mode where bit 0 is 0, the slave address byte is 0x58 or 01011000b. If the device is in the read mode where bit 0 is 1, the slave address byte is 0x59 or 01011001b.

The backlight controller may sense the state of the pins at POR or during normal operation—the pins will not change state while the device is in operation.

FIGURE 29. SLAVE ADDRESS BYTE DEFINITION

SMBus Register Definitions

The backlight controller registers are Byte wide and accessible via the SMBus Read/ Write Byte protocols. Their bit assignments are provided in the following sections with reserved bits containing a default value of "0".

TABLE 2 A. REGI STER LI STI NG

TABLE 2 B. DATA BI T DESCRI PTI ONS

PW M Brightness Control Register (0 x0 0)

The Brightness control resolution has 256 steps of PWM duty cycle adjustment. The bit assignment is shown in Tables [2A](#page-16-0) and [2B.](#page-17-0) All of the bits in this Brightness Control Register can be read or write. Step 0 corresponds to the minimum step where the current is less than 10µA. Steps 1 to 255 represent the linear steps between 0.39% and 100% duty cycle with approximately 0.39% duty cycle adjustment per step.

- An SMBus Write Byte cycle to Register 0x00 sets the PWM brightness level only if the backlight controller is in SMBus m ode (see Table 3 "Operating Modes selected by Device Control Register Bits 1 and 2").
- An SMBus Read Byte cycle to Register 0x00 returns the program m ed PWM brightness level, regardless of the value of PWM_SEL.
- An SMBus setting of 0xFF for Register 0x00 sets the backlight controller to the m axim um brightness.
- An SMBus setting of 0x00 for Register 0x00 sets the backlight controller to the minimum brightness output in which the LED current is guaranteed to be less than 10µA.
- Default value for Register 0x00 is 0xFF.

Device Control Register (0 x0 1)

This register has 2 bits that control the operating mode of the backlight controller and a single bit that controls the BL ON/ OFF state. The remaining bits are reserved. The bit assignment is shown in Tables [2A](#page-16-0) and [2B.](#page-17-0) All other bits in the Device Control Register will read as low unless otherwise written. Bits 7 and 6 are not implemented and will always read low.

The PWM_SEL bit determines whether the SMBus or PWMI input should drive the output brightness in terms of PWM dimming. When PWM_SEL bit is 1, the PWMI drives the output brightness regardless of what the PWM_MD is.

When the PWM_SEL bit is 0, the PWM_MD bit selects the manner in which the PWM dimming is to be interpreted; when this bit is 1, the PWM dimming is based on the SMBus brightness setting. When this bit is 0, the PWM dimming reflects a percentage change in the current brightness programmed in the SMBus Register 0x00, i.e. DPST (Display Power Saving Technology) mode, as shown in Equation 6:

DPST Brightness = $Cbt \times PWMI$ (EQ. 6)

Where:

Cbt = Current brightness setting from SMBus Register 0x00 without influence from the PWMI

PWMI = is the percent duty cycle of the PWMI

For example, the Cbt = 50% duty cycle programmed in the SMBus Register 0x00 and the PWM frequency is tuned to be 200Hz with an appropriate capacitor at the FPWM pin. On the other hand, PWMI is fed with a 1kHz 30% high PWM signal. When PWM_SEL = 0 and PWM $MD = 0$, the device is in DPST operation where DPST brightness = 15% PWM dimming at 200Hz.

- All reserved bits return a "0" when read.
- All reserved bits have no functional effect when written.
- All defined control bits return their current, latched value when read.
- A value of 1 written to BL_CTL turns on the BL in 4ms or less after the write cycle completes. The BL is deemed to be on when Bit 3 BL_STAT of Register 0x02 is 1 and Register 0x09 is not 0. See Tables [2A](#page-16-0) and [2B.](#page-17-0)
- A value of 0 written to BL_CTL immediately turns of the BL. The BL is deemed to be off when Bit 3 BL_STAT of Register 0x02 is 0 and Register 0x09 is 0. See Tables [2A](#page-16-0) and [2B.](#page-17-0)
- ** Note that the behavior of Register 0x00 (Brightness Control Register) is affected by certain com binations of the control bits, as shown in Table 3 "Operating Modes Selected by Device Control Register Bits 1 and 2."
- When an SMBus mode is selected, Register 0x00 reflects the last value written to it. But, when any non-SMBus m ode is selected, Register 0x00 reflects the current brightness value based on the current m ode of operation, with the exception of SMBus mode with DPST, where PWM_MD = 0 and $PWM_SEL = 0$.
- When SMBus m ode with DPST is selected, Register 0x00 reflects the last value written to it from SMBus.
- When a write to Register 0x01 (Device Control Register) causes the backlight controller to transition to an SMBus m ode, the brightness of the BL does not change. On the other hand, when a write to Register 0x01causes the backlight controller to transition to a non-SMBus m ode, the brightness of the BL changes as appropriate for the new mode.
- The default value for Register 0x01 is 0x00.

Fault/ Status Register (0 x0 2)

This register has 6 status bits that allow monitoring of the backlight controller's operating state. Bit 0 is a logical "OR" of all fault codes to simplify error detection. Not all of the bits in this register are fault related (Bit 3 is a simple BL status indicator). The remaining bits are reserved and return a "0" when read and ignore the bit value when written. All of the bits in this register are

read-only, with the exception of bit 0, which can be cleared by writing to it.

- A Read Byte cycle to Register 0x02 indicates the current BL on/ off status in BL_STAT (1 if the BL is on, 0 if the BL is off).
- A Read Byte cycles to Register 0x2 also returns FAULT as the logical OR of THRM_SHDN, OV_CURR, 2_CH_SD, and 1_CH_SD should these events occur.
- 1 CH SD returns a 1 if one or more channels have faulted out.
- 2_CH_SD returns a 1 if two or more channels have faulted out.
- A fault will not be reported in the event that the BL is com manded on and then im m ediately off by the system .
- When FAULT is set to 1, it will remain at 1 even f the signal which sets it goes away. FAULT will be cleared when the BL_CTL bit of the Device Control Register is toggled or when written low. At that time, if the fault condition is still present or reoccurs, FAULT will be set to 1 again. BL_STAT will not cause FAULT to be set.
- The controller will not indicate a fault if the VB + goes away, whether or not the LEDs were on at the time of the power loss. This can occur if there is some hang condition that causes the user to force the system off by holding the power button down for 4s.
- The default value for Register 0x02 is 0x00.

I dentification Register (0 x0 3)

The ID register contains 3-bit fields to denote the LED driver (always set to 1), manufacturer and the silicon revision of the controller IC. The bit field widths allow up to 16 vendors with up to 8 silicon revisions each. In order to keep the number of silicon revisions low, the revision field will not be updated unless the part will make it out to the user's factory. Thus, if during the engineering development process, 3 silicon spins were needed, the next available revision ID would be used for all 3 spins until that same ID made it to the factory. Except Bit 7, which has to be 1, all of the bits in this register are read-only.

- Vendor ID 9 represents Intersil Corporation.
- The default value for Register 0x03 is 0xC8.

The initial value of REV shall be 0. Subsequent values of REV will increment by 1.

Com ponents Selections

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On-time is equal to the change of inductor current during the switching regulator Off-time. Since the voltage across an inductor is as shown in Equation 7:

$$
V_{L} = L \times \Delta I_{L} / \Delta t
$$
 (EQ. 7)

and Δl_L @ On = Δl_L @ Off, therefore:

$$
(V_1 - 0) / L \times D \times t_S = (V_0 - V_D - V_1) / L \times (1 - D) \times t_S
$$
 (Eq. 8)

where D is the switching duty cycle defined by the turn-on time over the switching periods. V_D is Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for V_D gives the boost ratio and duty cycle respectively as Equations 9 and 10:

$$
V_0/V_1 = 1/(1 - D)
$$
 (EQ. 9)

$$
D = (V_0 - V_1) / V_0
$$
 (Eq. 10)

I nput Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. This reduces interaction between the regulator and input supply, thereby improving system stability. The high switching frequency of the loop causes almost all ripple current to flow in the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and improve system efficiency, such as X5R or X7R ceramic capacitors, which offer small size and a lower value of temperature and voltage coefficient compared to other ceramic capacitors. It is recommended that an input capacitor of at least 10µF be used. Ensure the voltage rating of the input capacitor is suitable to handle the full supply range.

I nductor

The selection of the inductor should be based on its maximum and saturation current (I_{SAT}) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance and stability.

The inductor's maximum current capability must be adequate enough to handle the peak current at the worst case condition. Additionally if an inductor core is chosen with too low a current rating, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak to average current level, poor efficiency and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI susceptible applications, such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off-period, as expressed in Equation 11:

$$
IL_{peak} = (V_0 \times I_0) / (85\% \times V_1) + 1/2[V_1 \times (V_0 - V_1) / (L \times V_0 \times I_{SW})
$$
\n(EQ. 11)

The choice of 85% is just an average term for the efficiency approximation. The first term is the average current, which is inversely proportional to the input voltage. The second term is the inductor current change, which is inversely proportional to L and f_{SW} . As a result, for a given switching.

Bit 7 (R/W) Bit 6 (R/W) Bit 5 (R/W) Bit 4 (R/W) Bit 3 (R/W) Bit 2 (R/W) Bit 1 (R/W) Bit 0 (R/W)

BIT ASSIGNMENT	BIT FIELD DEFINITIONS
BRT[70]	$= 256$ steps of PWM brightness levels

FI GURE 3 0 . DESCRI PTI ONS OF BRI GHTNESS CONTROL REGI STER

REGI STER 0 x0 1 DEVI CE CONTROL REGI STER

FI GURE 3 1 . DESCRI PTI ONS OF DEVI CE CONTROL REGI STER

REGI STER 0 x0 2 FAULT/ STATUS REGI STER

FI GURE 3 2 . DESCRI PTI ONS OF FAULT/ STATUS REGI STER

FI GURE 3 3 . DESCRI PTI ONS OF I D REGI STER

Revision History

The revision history provided is for inform ational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

* For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: **[ISL97677](http://www.intersil.com/products/deviceinfo.asp?pn=ISL97677)**

[To report errors or suggestions for this datasheet, please go to](www.intersil.com/askourstaff) www.intersil.com/askourstaff

[FITs are available from our website at](http://rel.intersil.com/reports/search.php) http: / / rel.intersil.com/ reports/ search.php

[For additional products, see](http://www.intersil.com/product_tree/) www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringem ents of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L32.5x5B

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 11/07

TOP VIEW

SEE DETAIL "X" $\frac{1}{2}$ 0.10 C $\overline{\mathsf{c}}$ 0.90 ± 0.1 \Box <u>n n n n n n n n e</u> BASE PLANE SEATING PLAN \bigcirc 0.08 C SIDE VIEW

NOTES:

- Dimensions in () for Reference Only. 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- between 0.15mm and 0.30mm from the terminal tip. Dimension b applies to the metallized terminal and is measured 4.
- 5. Tiebar shown (if present) is a non-functional feature.
- located within the zone indicated. The pin #1 identifier may be The configuration of the pin #1 identifier is optional, but must be 6. either a mold or mark feature.

TYPICAL RECOMMENDED LAND PATTERN