## 55V, 1A Peak Current H-Bridge FET Driver

The ISL83202 is a medium-frequency H-Bridge FET driver capable of 1 A (typ) of peak drive current that is designed to drive high- and low-side N-Channel MOSFETs in mediumvoltage applications. Optimized for PWM motor control and uninterruptible power supply systems, the ISL83202 enables simple and flexible bridge-based design. With typical input-to-output propagation delays as low as 25 ns and with a userprogrammable dead-time range of $0.1 \mu \mathrm{~s}$ to $4.5 \mu \mathrm{~s}$, the ISL83202 is ideal for switching frequencies up to 200 kHz .

The dead-time of the ISL83202 is programmable via a single resistor. The ISL83202's four independent driver control inputs (ALI, AHI, BLI, and BHI) allow driving of every possible switch combination except those that would cause a shoot-through condition. A global disable input, DIS, overrides input control and causes the ISL83202 to refresh the bootstrap capacitor when pulled low. Integrated undervoltage protection and shoot-through protection ensure reliable system operation.

The ISL83202 is available in compact 16 Ld SOIC and 16 Ld PDIP packages and operates over the range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | TEMP. <br> RANGE (C) | PACKAGE | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- | :--- |
| ISL83202IBZ <br> (Note) | 83202IBZ | -55 to +125 | 16 Ld SOIC (N) <br> (Pb-free) | M16.15 |
| ISL832021BZT <br> (Note) | 16 Ld SOIC (N) Tape and Reel <br> (Pb-free) | M16.15 |  |  |
| ISL83202IPZ <br> (Note) | ISL83202IPZ | -55 to +125 | 16 Ld PDIP** <br> (Pb-free) | E16.3 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/ JEDEC J STD-020.
**Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

## Features

- Independently Drives 4 N-Channel FETs in Half Bridge or Full Bridge Configurations
- Bootstrap Supply Max Voltage: 70VDC
- Drives a 1000 pF Load in Free Air at $+50^{\circ} \mathrm{C}$ with Rise and Fall Times of 15 ns (typ)
- User-Programmable Dead Time from 0.1 to 4.4 s
- DIS (Disable) Overrides Input Control and Refreshes Bootstrap Capacitor when Pulled Low
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels
- Shoot-Through Protection
- Undervoltage Protection
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Applications

- UPS Systems
- DC Motor Controls
- Full Bridge Power Supplies
- Switching Power Amplifiers
- Noise Cancellation Systems
- Battery Powered Vehicles
- Peripherals
- Medium/Large Voice Coil Motors
- Related Literature
- TB363, Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)


## Pinout

ISL83202
(PDIP, SOIC)
TOP VIEW


## Application Block Diagram



Functional Block Diagram


## Typical Application (PWM Mode Switching)



## Absolute Maximum Ratings

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 16 V
Logic I/O Voltages . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Voltage on AHS, BHS . . . . 6 V (Transient) to $65 \mathrm{~V}\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+150^{\circ} \mathrm{C}\right)$
Voltage on AHB, BHB $\ldots \ldots . V_{\text {AHS }}$, BHS -0.3 V to $\mathrm{V}_{\mathrm{AHS}}$, BHS $+\mathrm{V}_{\mathrm{DD}}$
Voltage on ALO, BLO. . . . . . . . . . . . . . . . . . $V_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Voltage on $\mathrm{AHO}, \mathrm{BHO} \ldots \mathrm{V}_{\text {AHS }}$, BHS -0.3 V to $\mathrm{V}_{\mathrm{AHB}}$, BHB +0.3 V Input
Current, DEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA to 0 mA
Phase Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V/ns
NOTE: All voltages are relative $\mathrm{V}_{\text {SS }}$ unless otherwise specified.

## Operating Conditions



## Thermal Information

| Thermal Resistance | $\theta_{\mathrm{JA}}(\mathrm{C} / \mathrm{W})$ |
| :---: | :---: |
| SOIC Package | 5 |
| PDIP Package* | 90 |
| Maximum Power Dissipation. | See Curve |
| Storage Temperature Range | to $+150^{\circ} \mathrm{C}$ |
| Operating Max. Junction Temperature. | +150 ${ }^{\circ}$ |
| Lead Temperature (Soldering 10s) (For SOIC - Lead Tips Only)) | $+300^{\circ} \mathrm{C}$ |
| *Pb-free PDIPs can be used for processing only. They are not intend processing applications. | ave solder flow solder |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
$+150^{\circ} \mathrm{C}$ max junction temperature is intended for short periods of ti me to prevent shortening the lifetime. Operation close to $+150{ }^{\circ} \mathrm{C}$ junction may trigger the shutdown of the device even before +150 C, since th is number is specified as typical.

## Electrical Specifications $\quad V_{D D}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, V_{S S}=V_{A H S}=V_{B H S}=0 \mathrm{~V}, R_{D E L}=100 \mathrm{k}$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C} \\ & \mathrm{TO}^{\circ}+150^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| SUPPLY CURRENTS AND UNDER VOLTAGE PROTECTION |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ Quiescent Current | $I_{\text {D }}$ | All inputs $=0 \mathrm{~V}, \mathrm{R}_{\text {DEL }}=100 \mathrm{k}$ | 1.2 | 2.3 | 3.5 | 0.85 | 4 | mA |
|  |  | All inputs $=0 \mathrm{~V}, \mathrm{R}_{\mathrm{DEL}}=10 \mathrm{k}$ | 2.2 | 4.0 | 5.5 | 1.9 | 6.0 | mA |
| $\mathrm{V}_{\mathrm{DD}}$ Operating Current | $\mathrm{I}_{\text {DDO }}$ | $\mathrm{f}=50 \mathrm{kHz}$, no load | 1.5 | 2.6 | 4.0 | 1.1 | 4.2 | mA |
|  |  | 50 kHz , no load, $\mathrm{R}_{\text {DEL }}=10 \mathrm{k} \Omega$ | 2.5 | 4.0 | 6.4 | 2.1 | 6.6 | mA |
| AHB, BHB Off Quiescent Current | $\mathrm{I}_{\text {AHBL }}, \mathrm{I}_{\text {BHBL }}$ | $\mathrm{AHI}=\mathrm{BHI}=0 \mathrm{~V}$ | 0.5 | 1.0 | 1.5 | 0.4 | 1.6 | mA |
| AHB, BHB On Quiescent Current | $\mathrm{I}_{\text {AHBH }}, \mathrm{I}_{\text {BHBH }}$ | $\mathrm{AHI}=\mathrm{BHI}=\mathrm{V}_{\mathrm{DD}}$ | 65 | 145 | 240 | 40 | 250 | $\mu \mathrm{A}$ |
| AHB, BHB Operating Current | $\mathrm{I}_{\text {AHBO }}, \mathrm{I}_{\text {BHBO }}$ | $\mathrm{f}=50 \mathrm{kHz}, \mathrm{CL}=1000 \mathrm{pF}$ | . 65 | 1.1 | 1.8 | . 45 | 2.0 | mA |
| AHS, BHS Leakage Current | $\mathrm{I}_{\text {HLK }}$ | $\begin{aligned} & V_{\mathrm{AHS}}=\mathrm{V}_{\mathrm{BHS}}=55 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{AHB}}=\mathrm{V}_{\mathrm{BHB}}=70 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=\text { Not Connected } \end{aligned}$ | - | - | 1.0 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Rising Undervoltage Threshold | $\mathrm{V}_{\text {DDUV+ }}$ |  | 6.8 | 7.6 | 8.25 | 6.5 | 8.5 | V |
| $\mathrm{V}_{\mathrm{DD}}$ Falling Undervoltage Threshold | $\mathrm{V}_{\text {DDUV- }}$ |  | 6.5 | 7.1 | 7.8 | 6.25 | 8.1 | V |
| Undervoltage Hysteresis | UVHYS |  | 0.17 | 0.4 | 0.75 | 0.15 | 0.90 | V |
| AHB, BHB Undervoltage Threshold | VHBUV | Referenced to AHS and BHS | 5 | 6.0 | 7 | 4.5 | 7.5 | V |
| INPUT PINS: ALI, BLI, AHI, BHI, and DIS |  |  |  |  |  |  |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | Full Operating Conditions | - | - | 1.0 | - | 0.8 | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Full Operating Conditions | 2.5 | - | - | 2.7 |  | V |
| Input Voltage Hysteresis |  |  | - | 35 | - | - | - | mV |
| Low Level Input Current | 1 IL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Full Operating Conditions | -145 | -100 | -60 | -150 | -50 | $\mu \mathrm{A}$ |
| High Level Input Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, Full Operating Conditions | -1 | - | +1 | -10 | +10 | $\mu \mathrm{A}$ |
| TURN-ON DELAY PIN DEL |  |  |  |  |  |  |  |  |
| Dead Time | $\mathrm{T}_{\text {DEAD }}$ | $\mathrm{R}_{\text {DEL }}=100 \mathrm{k}$ | 2.5 | 4.5 | 8.0 | 2.0 | 8.5 | $\mu \mathrm{S}$ |
|  |  | $\mathrm{R}_{\mathrm{DEL}}=10 \mathrm{k}$ | 0.27 | 0.5 | 0.75 | 0.2 | 0.85 | $\mu \mathrm{S}$ |

Electrical Specifications $\quad V_{D D}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{AHS}}=\mathrm{V}_{\mathrm{BHS}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{DEL}}=100 \mathrm{k}$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C} \\ & \mathrm{TO}^{\circ}+150^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, and BHO |  |  |  |  |  |  |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\text {OUT }}=50 \mathrm{~mA}$ | 0.65 |  | 1.1 | 0.5 | 1.2 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {OUT }}=-50 \mathrm{~mA}$ | 0.7 |  | 1.2 | 0.5 | 1.3 | V |
| Peak Pullup Current | $\mathrm{l}^{+}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 1.0 |  | 0.6 | 2.0 | A |
| Peak Pulldown Current | $\mathrm{I}_{0}$ | $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ |  | 1.0 |  | 0.6 | 2.0 | A |

Switching Specifications $\quad V_{D D}=V_{A H B}=V_{B H B}=12 V, V_{S S}=V_{A H S}=V_{B H S}=0 V, R_{D E L}=100 k, C_{L}=1000 \mathrm{pF}$.

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=-55^{\circ} \mathrm{C} \text { TO } \\ & \\ &+150^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| Lower Turn-off Propagation Delay (ALI-ALO, BLI-BLO) | TLPHL |  | - | 25 | 50 | - | 70 | ns |
| Upper Turn-off Propagation Delay (AHI-AHO, BHI-BHO) | THPHL |  | - | 55 | 80 | - | 100 | ns |
| Lower Turn-on Propagation Delay (ALI-ALO, BLI-BLO) | TLPLH |  | - | 40 | 85 | - | 100 | ns |
| Upper Turn-on Propagation Delay (AHI-AHO, BHI-BHO) | $\mathrm{T}_{\text {HPLH }}$ |  | - | 75 | 110 | - | 150 | ns |
| Rise Time | $\mathrm{T}_{\mathrm{R}}$ |  | - | 9 | 20 | - | 25 | ns |
| Fall Time | $\mathrm{T}_{\mathrm{F}}$ |  | - | 9 | 20 | - | 25 | ns |
| Minimum Input Pulse Width | $\mathrm{T}_{\text {PWIN-ON/OFF }}$ |  | 50 | - | - | 50 | - | ns |
| Output Pulse Response to 50ns Input Pulse | $\mathrm{T}_{\text {PWOUT }}$ |  |  | 63 |  |  | 80 | ns |
| Disable Turn-off Propagation Delay (DIS - Lower Outputs) | T DISLOW |  | - | 50 | 80 | - | 90 | ns |
| Disable Turn-off Propagation Delay (DIS - Upper Outputs) | $\mathrm{T}_{\text {DISHIGH }}$ |  | - | 75 | 100 | - | 125 | ns |
| Disable Turn-on Propagation Delay (DIS - ALO and BLO) | $\mathrm{T}_{\text {DLPLH }}$ |  | - | 40 | 70 | - | 100 | ns |
| Disable Turn-on Propagation Delay (DIS- AHO and BHO) | $\mathrm{T}_{\text {DHPLH }}$ | $\mathrm{R}_{\mathrm{DEL}}=10 \mathrm{k}$ | - | 1.2 | 2 | - | 3 | $\mu \mathrm{S}$ |
| Refresh Pulse Width (ALO and BLO) | TREF-PW |  | 375 | 580 | 900 | 350 | 950 | ns |

TRUTH TABLE

| INPUT |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALI, BLI | AHI, BHI | VDDUV | VHBUV | DIS | ALO, BLO | AHO, BHO |
| $X$ | X | X | X | 1 | 0 | 0 |
| X | X | 1 | X | X | 0 | 0 |
| 0 | X | 0 | 1 | 0 | 0 | 0 |
| 1 | X | 0 | X | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |

NOTE: X signifies that input can be either a " 1 " or " 0 ".

## Pin Descriptions

| PIN <br> NUMBE <br> R | SYMBOL |  |
| :---: | :---: | :--- |
| 1 | BHB | B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode <br> and positive side of bootstrap capacitor to this pin. |
| 2 | BHI | B High-side Input. Logic level input that controls BHO driver (Pin 16). BLI (Pin 3) high level input overrides BHI high level <br> input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides BHI high level input. The <br> pin can be driven by signal levels of 0V to 15V (no greater than V |
| 3 | BLI |  |

## Timing Diagrams



FIGURE 1. INDEPENDENT MODE


FIGURE 2. BISTATE MODE


FIGURE 3. DISABLE FUNCTION

## Performance Curves



FIGURE 4. IDD $V_{D D}$ SUPPLY VOLTAGE


FIGURE 6. FLOATING (IXHB) BIAS CURRENT vs FREQUENCY AND LOAD


FIGURE 8. GATE CURRENT vs TEMPERATURE, NORMALIZED TO +25 ${ }^{\circ}$ C


FIGURE 5. $\mathrm{V}_{\mathrm{DD}}$ SUPPLY CURRENT vs TEMPERATURE AND SWITCHING FREQUENCY (1000pF LOAD)


FIGURE 7. GATE SOURCE/SINK PEAK CURRENT vs BIAS SUPPLY VOLTAGE AT +25


FIGURE 9. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}$ vs BIAS VOLTAGE TEMPERATURE

## Performance Curves (Continued)



FIGURE 10. $\mathrm{V}_{\text {OL }}$ vs BIAS VOLTAGE AND TEMPERATURE


FIGURE 12. UPPER LOWER TURN-ON/TURN-OFF PROPAGATION DELAY vs TEMPERATURE


FIGURE 14. FULL BRIDGE LEVEL-SHIFT CURRENT vs FREQUENCY (kHz)


FIGURE 11. UNDERVOLTAGE TRIP VOLTAGES vs TEMPERATURE


FIGURE 13. UPPER/LOWER DIS(ABLE) TO TURN-ON/OFF vs TEMPERATURE ( ${ }^{\circ}$ )


FIGURE 15. MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE

## Performance Curves (Continued)



FIGURE 16. DEAD-TIME vs DEL RESISTANCE AND BIAS SUPPLY ( $\mathrm{V}_{\mathrm{DD}}$ ) VOLTAGE

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030-0.045 inch ( $0.76-1.14 \mathrm{~mm}$ ).

E16.3 (JEDEC MS-001-BB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8,10 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.735 | 0.775 | 18.66 | 19.68 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.100 BSC | $2.54 ~ B S C$ | - |  |  |
| $e_{A}$ | $0.300 ~ B S C$ | $7.62 ~ B S C$ | 6 |  |  |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 16 |  |  | 16 |  |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed $0.15 \mathrm{~mm}(0.006$ inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.3859 | 0.3937 | 9.80 | 10.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  |  | 16 |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 1 6/05

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

