intersil

Com plete Current Share 1 0 A DC/ DC Pow er Module

I SL8 2 0 0 MM

The I SL8200MMREP is a simple and easy to use high power, current-sharing DC\ DC power m odule for Datacom \ Telecom \ FPGA power hungry applications. All that is needed is the I SL8200MMREP, a few passive components and one V_{OUT} setting resistor to have a complete 10A design ready for market.

The ease of use virtually elim inates the design and m anufacturing risks while dram atically im proving tim e to m arket.

Need more output current? Just simply parallel up to six ISL8200MMREP modules to scale up to a 60A solution (see Figure [6](#page-9-0) on [page 10](#page-9-0)).

The simplicity of the ISL8200MMREP is in its "Off The Shelf", unassisted implementation. Patented current sharing in multi-phase operation greatly reduces ripple currents, BOM cost and com plexity.

The I SL8200MMREP's thermally enhanced, compact QFN package, operates at full load and over-tem perature, without requiring forced air cooling. It's so thin it can even fit on the back side of the PCB. Easy access to all pins with few external com ponents, reduces the PCB design to a component layer and a sim ple ground layer.

Features

- Specifications per DLA VID V62/ 10608
- Full Mil-Temp Electrical Performance from -55°C to $+125^{\circ}$ C
- Full Traceability Through Assembly and Test by Date/ Trace Code Assignm ent
- Enhanced Process Change Notification
- Enhanced Obsolescence Managem ent
- Complete Switch Mode Power Supply in One Package
- Patented Current Share Architecture Reduces Layout Sensitivity When Modules are Paralleled
- Programmable Phase Shift (1, 2, 3, 4, and 6 phase)
- Extremely Low Profile (2.2mm height)
- Input Voltage Range $+3.0$ Vto $+20V$ at 10A, Current Share up to 60A
- A Single Resistor Sets V_{UIT} from +0.6V to +6V
- Output Overvoltage, Overcurrent and Over-Temperature, Built-in Protection and Undervoltage indication

Applications[*](http://www.intersil.com/cda/deviceinfo/0,1477,ISL8200MMREP,00.html#app) (see page 2 1)

- Servers, Telecom and Datacom Applications
- Industrial and Medical Equipment
- Point of Load Regulation

[Related Literature*](http://www.intersil.com/cda/deviceinfo/0,1477,ISL8200MMREP,00.html#app) (see page 2 1)

• iSim Model - (See Respective Device Information Page at http//:www.intersil.com)

Com plete Functional Schem atic I SL8 2 0 0 MMREP Package

FI GURE 2 . THE 2 .2 m m HEI GHT I S I DEAL FOR THE BACKSI DE OF PCBS W HEN SPACE AND HEI GHT I S A PREMI UM

1

Ordering I nform ation

NOTE:

1. Add "-T" suffix for tape and reel. Please refer to **TB347** for details on reel specifications.

2. For Moisture Sensitivity Level (MSL), please see device information page for **ISL8200MMREP**. For more information on MSL please see techbrief [TB363](http://www.intersil.com/data/tb/tb363.pdf).

Pinout I nternal Circuit

Pin Configuration

Pin Descriptions

Pin Descriptions (Continued)

Pin Descriptions (Continued)

Typical Application Circuits

FI GURE 3 . SI NGLE PHASE 1 0 A 1 .2 V OUTPUT CI RCUI T

Typical Application Circuits (Continued)

FI GURE 4 . TW O PHASE 2 0 A 1 .2 V OUTPUT CI RCUI T

Absolute Maximum Ratings **Thermal Information**

Recom m ended Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 3. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. (i.e. 4-layer type without thermal vias – see tech brief [TB379\)](http://www.intersil.com/data/tb/tb379.pdf) per JEDEC standards except that the top and bottom layers assume solid planes.
- 4. For θ_{JC} , case temperature location is the center of the package underside.

Electrical Specifications

Electrical Specifications (Continued)

Electrical Specifications (Continued)

5. Param eters with TYP lim its are not production tested, unless otherwise specified.

6. Parameters are 100% tested for internal IC prior to module assembly.

7. Limits should be considered typical and are not production tested.

8. Refer to Defense Logistics Agency (DLA) drawing number V62/10608 for min/max parameters.

FI GURE 5 . TEST CI RCUI T FOR ALL PERFORMANCE AND DERATI NG GRAPHS

Typical Perform ance Characteristics

Efficiency Perform ance $T_A = +25^\circ\text{C}$, PV _{IN} = V_{IN}, C_{IN} = 220µFx1, 10µF/Ceramic x 2, C_{OUT} = 47µF/Ceramic x 8. The efficiency equation is:

FI GURE 6. EFFI CI ENCY vs LOAD CURRENT (5V_{IN}) FI GURE 7. EFFI CI ENCY vs LOAD CURRENT (12V_{IN})

Typical Perform ance Characteristics (Continued)

Transient Response Perform ance $T_A = +25^{\circ}C$, PV_{IN} = V_{IN} = 12V, C_{IN} = 220µFx1, 10µF/Ceramic x 2, $C_{\text{OUT}} = 47 \mu \text{F/Ceramic x } 8 \text{ I}_{\text{OUT}} = 0 \text{A to 5A}$, Current slew rate = 2.5A/ μ s

Typical Perform ance Characteristics (Continued)

Output Ripple Perform ance $T_A = +25^\circ \text{C}$, PV $_{IN} = V_{IN} = 12V$, C_{IN} = 220µFx1, 10µF/ Ceramic x 2, $C_{\text{OUT}} = 47 \mu \text{F/Ceramic} \times 8 \text{ I}_{\text{OUT}} = 0, 5, 10 \text{A}$

FIGURE 14. 1.2V OUTPUT RI PPLE FIGURE 15. 1.5V OUTPUT RI PPLE

FI GURE 1 6 . 2 .5 V OUTPUT RI PPLE FI GURE 1 7 . 3 .3 V OUTPUT RI PPLE

Typical Perform ance Curves

FI GURE 2 0 . 5 0 % PRE- BI AS START- UP

Applications I nform ation

Programming the Output Voltage (R_{SET} **)**

The ISL8200MMREP has an internal $0.6V \pm 0.9\%$ reference voltage. Programming the output voltage requires a dividing resistor (R_{SET}) between VOUT_SET pin and VOUT regulation point. The output voltage can be calculated as shown in Equation [1](#page-12-1):

$$
V_{OUT} = 0.6 \times \left(1 + \frac{R_{SET}}{R_{OS}}\right)
$$
 (EQ. 1)

Note: ISL8200MMREP has integrated 2.2kΩ resistances into the module dividing resistor for bottom side (R_{OS1}) . The resistor needed for different output voltages are as shown in Table [1:](#page-12-0)

The output voltage accuracy can be improved by maintaining the impedance at VOUTSET (internal V_{SEN1+}) at or below 1kΩ effective impedance. Note: the impedance between $V_{\text{SFN1+}}$ and $V_{\text{SFN1-}}$ is about 500kΩ.

I nput Supply Voltage Considerations

The module has minimum input voltage PVIN at a given output voltage, which needs to be a minimum of 1.43x output voltage if operating at F_{SW} = 700kHz switching frequency. This is due to the Minimum PWM OFF Time $(t_{MIN-OFF})$.

The equation to determine the minimum V_{IN} to support the required V_{OUT} is given by Equations [2](#page-13-1) and [3](#page-13-2):

$$
V_{IN_MIN} = \frac{V_{OUT} \times t_{SW}}{t_{SW} - t_{MIN_OFF}}
$$
 (Eq. 2)

 t_{SW} = switching period = 1/ F_{SW}

for the 700kHz switching frequency = 1428ns

$$
V_{IN_MIN} = 1.43 \times V_{OUT} \tag{Eq. 3}
$$

The voltage on PVCC is recommended to be 5V or above for sufficient gate drive voltage. This can be accomplished by directly connecting a voltage source greater than or equal to 5V (but below 5.6V) to both VIN and PVCC when VIN is below 5V.

Selection of the I nput Capacitor

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The larger the capacitor, the less ripple expected, but consideration should be taken for the higher surge current during power-up. The ISL8200MMREP provides the soft-start function that controls and limits the current surge. The value of the input capacitor can be calculated by Equation [4](#page-13-0):

$$
C_{1N} = \frac{I_{1N} \times \Delta t}{\Delta V}
$$
 (EQ. 4)

Where:

 C_{1N} is the input capacitance (μ F)

 I_{IN} is the input current (A)

 Δt is the turn on time of the high-side switch (μ s)

ΔV is the allowable peak-to-peak voltage (V)

In addition to the bulk capacitance, some low Equivalent Series Inductance (ESL) ceramic capacitance is recommended to decouple between the drain terminal of the high-side MOSFET and the source terminal of the low side MOSFET. This is used to reduce the voltage ringing created by the switching current across parasitic circuit elements.

Output Capacitors

The ISL8200MMREP is designed for low output voltage ripple. The output voltage ripple and transient requirements can be met with bulk output capacitors (C_OU) with low enough Equivalent Series Resistance (ESR). C_{OUT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor. The typical capacitance is 330µF and decoupled ceramic output capacitors are used per phase. The internally optimized loop compensation provides sufficient stability margins for all ceramic capacitor applications with a recommended total value of 300µF per phase. Additional output filtering may be needed if further reduction of output ripple or dynamic transient spike is required.

Functional Description

I nitialization

The ISL8200MMREP requires V_{CC} and PVCC to be biased by a single supply. Power-On Reset (POR) circuits continually monitor the bias voltages (PVCC and V_{CC}) and the voltage at EN pin. The POR function initiates soft-start operation 384 clock cycles after the EN pin voltage is pulled to be above 0.8V, all input supplies exceed their POR thresholds and the PLL locking time expires. The enable pin can be used as a voltage m onitor and to set desired hysteresis with an internal 30µA sinking current going through an external resistor divider. The sinking current is disengaged after the system is enabled. This feature is especially designed for applications that require higher input rail POR for better undervoltage protection. For example, in 12V applications, $R_{UP} = 53.6k$ and $R_{DOWN} = 5.23k$ will set the turn-on threshold (V_{EN-RTH}) to 10.6V and turn-off threshold (V_{EN_FTH}) to 9V, with 1.6V hysteresis (V_{EN} HYS).

During shutdown or fault conditions, the soft-start is quickly reset while UGATE and LGATE immediately change state (< 100ns) upon the input dropping below POR.

HI GH = ABOVE POR; LOW = BELOW POR

FI GURE 2 1 . SOFT-START I NI TI ALI ZATI ON LOGI C

Voltage Feed- forw ard

The voltage applied to the FF pin is fed to adjust the sawtooth amplitude of the channel. The amplitude the sawtooth is set to 1.25x the corresponding FF voltage when the module is enabled. This configuration helps to maintain a constant gain (G_M = $\mathsf{V}_\mathsf{IN} \cdot \mathsf{D}_\mathsf{MAX} \verb| / \Delta V_{\mathsf{RAMP}})$ and input voltage to achieve optimum loop response over a wide input voltage range. The sawtooth ramp offset voltage is 1V (equal to 0.8V* 1.25), and the peak of the sawtooth is limited to V_{CC} - 1.4V. With V_{CC} = 5.4V, the ramp has a maximum peak-to-peak amplitude of V_{CC} - 2.4V (equal to 3V); thus the feed-forward voltage effective range is typically 3x as the ramp amplitude ranges from 1V to 3V.

A 384 cycle delay is added after the system reaches its rising POR and prior to the soft-start. The RC timing at the FF pin should be sufficiently small to ensure that the input bus reaches its static state and the internal ramp circuitry stabilizes before soft-start. A large RC could cause the internal ramp amplitude not to synchronize with the input bus voltage during output start-up or when recovering from faults. A 1nF capacitor is recommended as a starting value for typical application. The voltage on the FF pin needs to be above 0.7V prior to soft-start and during PWM switching to ensure reliable regulation. In a typical application, FF pin can be shorted to EN pin.

Fault Handshake

In a multi-module system, with the EN pins wired OR'ed together, all modules can immediately turn off, at one time, when a fault condition occurs in one or more modules. A fault would pull the EN pin low, disabling all the modules and would not creating current bounce. Thus, no single channel would be over stressed when a fault occurs.

Since the EN pins are pulled down under fault conditions, the pull-up resistor (RUP) should be scaled to sink no more than 5mA current from EN pin. Essentially, the EN pins cannot be directly connected to VCC.

Soft- Start

The ISL8200MMREP has an internal digital pre-charged soft-start circuitry, which has a rise time inversely proportional to the switching frequency and is determined by an digital counter that increments with every pulse of the phase clock. The full soft-start time from 0V to 0.6V can be estimated by Equation [5.](#page-14-0)

FI GURE 24. SOFT-START WITH V_{OUT} BELOW OV BUT **ABOVE FI NAL TARGET VOLTAGE**

FI GURE 2 5 . SI MPLI FI ED ENABLE AND VOLTAGE FEED- FORW ARD CI RCUI T

The ISL8200MMREP has the ability to work under a pre-charged output. The PWM outputs will not feed to the drivers until the first PWM pulse is seen. The low side MOSFET is being held low for first clock cycle to provide charge for the bootstrap capacitor. If the pre-charged output voltage is greater than the final target level but less than the 113% setpoint, switching will not start until the output voltage is reduced to the target voltage and the first PWM pulse is generated. The maximum allowable pre-charged level is 113% . If the pre-charged level is above 113% but below 120% , the output will hiccup between 113% (LGATE turns on) and 87% (LGATE turns off) while EN is pulled low. If the pre-charged load voltage is above 120% of the targeted output voltage, then the controller will be latched off and not be able to power-up.

The recommended sequence to start-up at cold temperature is to hold EN pin to ground and release it after PVIN and VIN voltage has reached steady state.

Pow er- Good

The Power-Good comparators monitor the voltage on the internal VMON1 pin. The trip points are shown in Figure [26](#page-15-0). PGOOD will not be asserted until after the completion of the soft-start cycle. The PGOOD pulls low upon both EN's disabling it or the internal VMON1 pin's voltage is out of the threshold window. PGOOD will not be asserted until after the completion of the soft-start cycle. PGOOD will not pull low until the fault presents for three consecutive clock cycles.

The UV indication is not enabled until the end of soft-start. In a UV event, if the output drops below -13% of the target level due to some reason (cases when EN is not pulled low) other than OV, OC, OT, and PLL faults, PGOOD will be pulled low.

Current Share

The IAVG_CS is the current of the module. ISHARE and ISET pins source a copy of IAVG_CS with 15µA offset, i.e., the full scale will be 123µA.

The share bus voltage (VISHARE) set by an external resistor (RISHARE = RISET/ NCTRL) represents the average current of all active modules. The voltage (VISET) set by RISET represents the average current of the corresponding module and is compared with the share bus (VISHARE). The current share error signal (ICSH_ER) is then fed into current correction block to adjust each module's PWM pulse accordingly. The current share function provides at least 10% overall accuracy between ICs, when using 1% resistor to sense 10mV signal. The current share bus works for up to 6-phase. Using current sharing feature of ISL8200MMREP below $-40\degree$ ambient is not recommended. However, the operation of a single module is acceptable.

When there is only one module in the system, the ISET and I SHARE pins can be shorted together and grounded via a single resistor to ensure zero share error - a resistor value of 5k (paralleling 10k on ISET and ISHARE) will allow operation up to the OCP level.

Overvoltage Protection (OVP)

The Overvoltage (OV) protection indication circuitry m onitor the voltage on the internal VMON1 pin.

OV protection is active from the beginning of soft-start. An OV condition (> 120%) would latch IC off (the high-side MOSFET to latch off permanently; the low-side MOSFET turns on immediately at the time of OV trip and then turns off perm anently after the output voltage drops below 87%). The EN and PGOOD are also latched low at OV event. The latch condition can be reset only by recycling V_{CC} .

There is another non-latch OV protection (113% of target level). At the condition of EN low and the output over 113% OV, the lower side MOSFET will turn on until the output drops below 87% . This is to protect the overall power trains in case of a single channel of a multi-module system detecting OV. The low-side MOSFET always turns on at the conditions of $EN = LOW$ and the output voltage above 113% (all EN pins are tied together) and turns off after the output drops below 87% . Thus, in a high phase count application (multi-module mode), all cascaded modules can latch off simultaneously via the EN pins (EN pins are tied together in multiphase mode), and each IC shares the same sink current to reduce the stress and eliminate the bouncing among phases.

Over- Tem perature Protection (OTP)

When the junction temperature of the IC is greater than + 150°C (typically), EN pin will be pulled low to in form other cascaded channels via their EN pins. All connected ENs stay low and release after the IC's junction temperature drops below $+125^{\circ}C$ (typically), a $+25^{\circ}C$ hysteresis (typically).

Overcurrent Protection (OCP)

The OCP function is enabled at start-up. The module's output current (I_{CS1}) plus a fixed internal 15µA offset forms a voltage (V_{ISHARE}) across the external resistor, RI SHARE. VI SHARE is compared with a precision internal 1.2V threshold. The Channel Overcurrent Lim it '108µA OCP' com parator, waits 7-cycles before m onitoring for an OCP condition.

In multi-module operation, by connecting modules' ISHARE pin together, results in the VISHARE representing the average current of all active channels. The total system currents are compared with a precision 1.2V threshold to determ ine the overcurrent condition as well as each channel having additional overcurrent trip point at 108µA with 7-cycle delay. This scheme helps protect from damaging a module(s) in m ulti-m odule m ode by not having a single m odule carrying m ore than 108µA. Note that it is not necessary for the R_{ISHARF} to be scaled to trip at the same level as the 108µA OCP comparator. Typically the ISHARE pin average current protection level should be higher than the phase current protection level. For instance, when Channel 1 operates independently, the OC trip set by 1.2V comparator can be lower than 108µA trip point as shown in Equation [6.](#page-16-0)

$$
R_{\text{ISEN1}} = \frac{\left(I_{\text{OC}} + \frac{V_{\text{OUT}}}{L} \cdot \left(\frac{1 - D}{2F_{\text{SW}}} - T_{\text{MIN_OFF}}\right)\right) \cdot \text{RDS}}{I_{\text{TRIP}}}
$$
\n
$$
R_{\text{ISHARE}} = \frac{1.2V}{I_{\text{TRIP}}} \qquad R_{\text{ISET}} = R_{\text{ISHARE}} \cdot N_{\text{CNTL}}
$$
\n(EQ. 6)

where N_{CNTL} is the number of the ISL8200MMREP m odules in parallel or m ulti-m odule operations; I_{TRIP} = 108µA; I_{OC} is the load overcurrent trip point; T_{MIN_OFF} is the minimum U_{GATE} turn off time that is 350ns; R_{ISHARE} in Equation [7](#page-16-1) represents the total equivalent resistance in ISHARE pin bus of all ICs in m ultiphase or m odule parallel operation.

ISL8200MMREP has a low-side FET with typical $r_{DS(ON)}$ of 9m Ω (V_{GS} = 10V, I_{DS} = 30A).

Note: ISL8200MMREP has integrated 2.2kΩ resistance (R_{SPN-IN}) . Therefore, the equivalent resistance of R_{SPN} is:

$$
R_{\text{SEN}} = \frac{R_{\text{SEN-EX}} \times R_{\text{SEN-IN}}}{R_{\text{SEN-EX}} + R_{\text{SEN-IN}}} \tag{Eq. 7}
$$

The OC trip point varies in a system mainly due to the MOSFET $r_{DS(ON)}$ variations (overprocess, current and temperature). To avoid overcurrent tripping in the normal operating load range, find the R_{SFN} resistor from Equation [8](#page-16-2) of I_{PEAK} with:

- 1. The maximum $r_{DS(ON)}$ at the highest junction temperature
- 2. The minimum ISOURCE from the "Electrical Specifications" table on [page 8](#page-7-0).

3. Determine I_{OC} for:

$$
I_{OC} > I_{OUT(MAX)} + \frac{(\Delta I_L)}{2}
$$
 (EQ. 8)

where $\Delta\mathsf{l}_\mathsf{L}$ is the output inductor ripple current.

The relationships between the external RSEN-EX values and the typical output current $I_{OUT(MAX)}$ OCP levels for ISL8200MMREP are shown in Table [2:](#page-16-3)

In a high input voltage, high output voltage application, such as 20V input to 5V output, the inductor ripple becom es excessive due to the fix internal inductor value. In such application, the output current will be lim ited from the rating to approxim ately 70% of the m odule's rated current.

When OCP is triggered, the controller pulls EN low immediately to turn off UGATE and LGATE.

For overload and hard short condition, the overcurrent protection reduces the regulator RMS output current m uch less than full load by putting the controller into hiccup mode. A delay time, equal to 3 soft-start intervals, is entered to allow the disturbance to be cleared out. After the delay time, the controller then initiates a soft-start interval. If the output voltage com es up and returns to the regulation, PGOOD transitions high. If the OC trip is exceeded during the soft-start interval, the controller pulls EN low again. The PGOOD signal will remain low and the soft-start interval will be allowed to expire. Another soft-start interval will be initiated after the delay interval. If an overcurrent trip occurs again, this sam e cycle repeats until the fault is removed.

Oscillator

The Oscillator is a sawtooth waveform , providing for leading edge modulation with 350ns minimum dead tim e. The oscillator (Sawtooth) waveform has a DC offset of 1.0V. Each channel's peak-to-peak of the ramp amplitude is set to proportional the voltage applied to its corresponding FF pin.

Frequency Synchronization and Phase Lock Loop

The FSYNC_IN pin has two primary capabilities: fixed frequency operation and synchronized frequency

operation. By tying a resistor (R_{FS}) to PGND1 from the FSYNC IN pin, the switching frequency can be set at any frequency between 700kHz and 1.5MHz. I SL8200MMREP has integrated 59kΩ resistor between FSYNC_IN and PGND1, which set the default frequency to 700kHz. The frequency setting curve shown in Figure [27](#page-17-0) is provided to assist in selecting the an externally connected resistor RFS-ext between FSYNC_IN and PGND1 to increase the switching frequency.

By connecting the FSYNC IN pin to an external square pulse waveform (such as the CLKOUT signal, typically 50% duty cycle from another I SL8200MMREP), the I SL8200MMREP will synchronize its switching frequency to the fundamental frequency of the input waveform. The maximum voltage to the FSYNC_IN pin is V_{CC} + 0.3V. The Frequency Synchronization feature will synchronize the leading edge of the CLKOUT signal with the falling edge of Channel 1's PWM clock signal. CLKOUT is not available until the PLL locks.

The locking time is typically 130 μ s for F_{SW} = 500kHz. EN is not released for a soft-start cycle until FSYNC is stabilized and the PLL is in locking. It is recommended to connect all EN pins together in multiphase configuration.

The loss of a synchronization signal for 13 clock cycles causes the IC to be disabled until the PLL returns locking, at which point a soft-start cycle is initiated and normal operation resumes. Holding FSYNC_IN low will disable the IC.

Setting Relative Phase- Shift on CLKOUT

Depending upon the voltage level at PH_CNTRL, set by the VCC resistor divider output, the ISL8200MMREP operates with CLKOUT phase shifted, as shown in Table [3.](#page-17-1) The phase shift is latched as V_{CC} raises above POR so it cannot be changed on-the-fly.

Layout Guide

To achieve stable operation, low losses, and good thermal performance some layout considerations are necessary.

- The ground connection between PGND1 (pin 15) and PGND (pin 18) should be a solid ground plane under the m odule.
- Place a high frequency ceramic capacitor between (1) PVIN and PGND (pin 18) and (2) a 10μ F between PVCC and PGND1 (pin 15) as close to the module as possible to minimize high frequency noise. High frequency ceram ic capacitors close to the m odule between VOUT and PGND will help to minimize noise at the output ripple.
- Use large copper areas for power path (PVIN, PGND, VOUT) to minim ize conduction loss and therm al stress. Also, use m ultiple vias to connect the power planes in different layers.
- Keep the trace connection to the feedback resistor short.
- Use rem ote sensed traces to the regulation point to achieve a tight output voltage regulation, and keep them in parallel. Route a trace from VSEN_REM- to a location near the load ground, and a trace from feedback resistor to the point-of-load where the tight output voltage is desire.
- Avoid routing any sensitive signal traces, such asthe VOUT and VSENREM- sensing point near the PHASE pin.
- FSYNC IN is a sensitive pin. If it not use for receiving external synchronization signal, then keep the trace connecting to the pin short. A bypass capacitor value 100pF connecting between FSYNC_IN pin and GND1 can help to bypass the noise sensitivity on the pin.

FI GURE 31. POWER LOSS vs LOAD CURRENT (12V_{IN}) FI GURE 32. DERATING CURVE (12V_{IN})

AMBI ENT TEMPERATURE (°C)

Therm al Considerations

Experimental power loss curves along with θ JA from thermal modeling analysis can be used to evaluate the thermal consideration for the module. The derating curves are derived from the maximum power allowed while maintaining the temperature below the maximum junction temperature of + 125°C. In actual applicati on, other heat sources and design margin should be considered.

Package Description

The structure of ISL8200MMREP belongs to the Quad Flat-pack No-lead package (QFN). This kind of package has advantages, such as good thermal and electrical conductivity, low weight and small size. The QFN package is applicable for surface mounting technology and is being more readily used in the industry. The ISL8200MMREP contains several types of devices, including resistors, capacitors, inductors and control ICs. The ISL8200MMREP is a copper lead-frame based package with exposed copper thermal pads, which have good electrical and thermal conductivity. The copper lead frame and multi component assembly is overmolded with polymer mold compound to protect these devices.

The package outline and typical PCB layout pattern design and typical stencil pattern design are shown in the package outline drawing L23.15x15 on [page 22](#page-21-0). The module has a small size of 15mm x 15mm x 2.2mm. Figure 33 shows typical reflow profile parameters. These guidelines are general design rules. Users could modify parameters according to their application.

PCB Layout Pattern Design

The bottom of ISL8200MMREP is a lead-frame footprint, which is attached to the PCB by surface mounting process. The PCB layout pattern is shown in the Package Outline Drawing L23.15x15 on [page 22](#page-21-0). The PCB layout pattern is essentially 1: 1 with the QFN exposed pad and I/O termination dimensions, except for the PCB lands being a slightly extended distance of 0.2mm (0.4mm max) longer than the QFN terminations, which allows for solder filleting around the periphery of the package. This ensures a more complete and inspectable solder joint. The thermal lands on the PCB layout should match 1: 1 with the package exposed die pads.

Therm al Vias

A grid of 1.0mm to 1.2mm pitch thermal vias, which drops down and connects to buried copper plane(s), should be placed under the thermal land. The vias should be about 0.3mm to 0.33mm in diameter with the barrel plated to about 1.0 ounce copper. Although adding more vias (by decreasing via pitch) will improve the thermal performance, diminishing returns will be seen as more and more vias are added. Simply use as many vias as practical for the thermal land size and your board design rules allow.

Stencil Pattern Design

Reflowed solder joints on the perimeter I/O lands should have about a 50µm to 75µm (2mil to 3mil) standoff height. The solder paste stencil design is the first step in developing optimized, reliable solder joins. Stencil aperture size to land size ratio should typically be 1: 1. The aperture width may be reduced slightly to help prevent solder bridging between adjacent I/O lands. To reduce solder paste volume on the larger thermal lands, it is recommended that an array of smaller apertures be used instead of one large aperture. It is recommended that the stencil printing area cover 50% to 80% of the PCB layout pattern. A typical solder stencil pattern is shown in the Package Outline Drawing L23.15x15 on [page 22](#page-21-0). The gap width between pad to pad is 0.6mm. The user should consider the symmetry of the whole stencil pattern when designing its pads. A laser cut, stainless steel stencil with electropolished trapezoidal walls is recommended. Electropolishing "smooths" the aperture walls resulting in reduced surface friction and better paste release which reduces voids. Using a trapezoidal section aperture (TSA) also promotes paste release and forms a "brick like" paste deposit that assists in firm component placement. A 0.1mm to 0.15mm stencil thickness is recommended for this large pitch (1.3mm) QFN.

Reflow Param eters

Due to the low mount height of the QFN, "No Clean" Type 3 solder paste per ANSI/J-STD-005 is recommended. Nitrogen purge is also recommended during reflow. A system board reflow profile depends on the thermal mass of the entire populated board, so it is not practical to define a specific soldering profile just for the QFN. The profile given in Figure 33 is provided as a guideline, to be customized for varying manufacturing practices and applications.

Revision History

The revision history provided is for inform ational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to [www.intersil.com/ products](http://www.intersil.com/product_tree) for a complete list of Intersil product families.

* For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: **[ISL8200MMREP](http://www.intersil.com/products/deviceinfo.asp?pn=ISL8200MMREP)**

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: [http: / / rel.intersil.com/ reports/ search.php](http://rel.intersil.com/reports/search.php)

[For additional products, see](http://www.intersil.com/product_tree/) www.intersil.com/product_tree

I ntersil products are m anufactured, assem bled and tested utilizing I SO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringem ents of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L23.15x15

23 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN) Rev 2, 4/10

Novem ber 11, 2011