## +1.8 V to $+5.5 \mathrm{~V}, 5 \Omega$, Single SPST Analog Switches

## I SL54501, I SL5 4502

The Intersil ISL54501 and ISL54502 devices are low ON-resistance, low voltage, bi-directional, single pole/single throw (SPST) analog switches designed to operate from a single +1.8 V to +5.5 V supply. Targeted applications include battery powered equipment that benefit from low ron resistance ( $5 \Omega$ ), excellent ron flatness, and fast switching speeds ( t ON $=22 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}$ $=15 \mathrm{~ns}$ ). The digital logic input is 1.8 V CMOS compatible when using a single +3 V supply.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to switch in additional functionality while reducing ASIC design risk. The ISL54501, ISL54502 are offered in a 6 Ld $1.2 \mathrm{~mm} \times 1.0 \mathrm{~mm} \times 0.4 \mathrm{~mm}$ pitch $\mu$ TDFN package, alleviating board space limitations.

The ISL54501 has one normally open (NO) switch and ISL54502 has one normally closed (NC) switch.

TABLE 1. FEATURES AT A GLANCE

|  | I SL54501 | I SL54502 |
| :---: | :---: | :---: |
| NUMBER OF SWITCHES | 1 | 1 |
| SW | NO | NC |
| 1.8 Vron | $12 \Omega$ | $12 \Omega$ |
| $1.8 \mathrm{~V} \mathrm{ton}^{/ \mathrm{t}^{\text {OFF }} \text { O }}$ | $70 \mathrm{~ns} / 52 \mathrm{~ns}$ | $70 \mathrm{~ns} / 52 \mathrm{~ns}$ |
| 3 Vron | $6.0 \Omega$ | $6.0 \Omega$ |
| 3 V ton/toff | $30 \mathrm{~ns} / 20 \mathrm{~ns}$ | $30 \mathrm{~ns} / 20 \mathrm{~ns}$ |
| 5 Vron | $5.0 \Omega$ | $5.0 \Omega$ |
| $5 \mathrm{~V} \mathrm{t}_{\text {ON }} / \mathrm{t}$ OFF | $22 \mathrm{~ns} / 15 \mathrm{~ns}$ | $22 \mathrm{~ns} / 15 \mathrm{~ns}$ |
| Packages | 6 Ld $\mu$ TDFN, 6 Ld SOT-23 |  |

## Features

- ON-resistance (6N)
$-\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$. . . . . . . . . . . . . . . . . . . . . $5.0 \Omega$
- $\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V} . . . . . . . . . . . . . . . . .$.
- $\mathrm{V}_{\mathrm{CC}}=+1.8 \mathrm{~V} . \ldots . . . . . . . . . . . .$.
- GN Flatness (+4.5V Supply) . . . . . . . . . . . . . $1.1 \Omega$
- Single Supply Operation . . . . . . . +1.8 V to +5.5 V
- Fast Switching Action (+4.5V Supply)
- ton . . . . . . . . . . . . . . . . . . . . . . . . . $22 n s$
- toff . . . . . . . . . . . . . . . . . . . . . . . . . 15ns
- ESD HBM Rating . . . . . . . . . . . . . . . . . .. . . . . 6kV
- 1.8V CMOS Logic Compatible (+3V supply)
- Available in 6 Ld $\mu$ TDFN and 6 Ld SOT-23 Packages
- Pb-free Available (RoHS compliant)


## Applications

- Battery powered, handheld, and portable equipment
- Cellular/mobile phones
- Pagers
- Laptops, notebooks, palmtops
- Portable Test and Measurement
- Medical Equipment
- Audio and video switching


## Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


## Ordering Information

| PART NUMBER <br> (Notes 1, 4) | PART <br> MARKI NG | TEMP. RANGE <br> ( ${ }^{\circ}$ C) | PACKAGE <br> (Tape and Reel) <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- | :--- |
| ISL54501IRUZ-T (Note 2) | 1 | -40 to +85 | 6 Ld $\mu$ TDFN | L6.1.2×1.0A |
| ISL54501IHZ-T (Note 3) | 4501 | -40 to +85 | 6 Ld SOT-23 | MDP0038 |
| ISL54502IRUZ-T (Note 2) | 2 | -40 to +85 | 6 Ld $\mu$ TDFN | L6.1.2×1.0A |
| ISL54502IHZ-T (Note 3) | 4502 | -40 to +85 | 6 Ld SOT-23 | MDP0038 |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
3. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), please see device information page for ISL54501, ISL54502. For more information on MSL please see techbrief TB363.

## Pin Configurations (Note 5)



I SL54501
( 6 LD SOT-23)
TOP VIEW


NOTE:
5. Switches Shown for Logic "0" Input.

## Pin Descriptions

| PIN | FUNCTI ON |
| :---: | :--- |
| V+ | System Power Supply Input (+1.8V to $+5.5 \mathrm{~V})$ |
| GND | Ground Connection |
| IN | Digital Control Input |
| COM | Analog Switch Common Pin |
| NO | Analog Switch Normally Open Pin |
| NC | Analog Switch Normally Closed Pin |
| N.C. | No Connect |

ISL54502
( 6 LD $\mu$ TDFN) TOP VIEW


ISL54502
( 6 LD SOT-23)
TOP VIEW


## Truth Table

| LOGI C | ISL54501 | ISL54502 |
| :---: | :---: | :---: |
| 0 | Off | On |
| 1 | On | Off |

NOTE: Logic " 0 " $\leq 0.5 \mathrm{~V}$. Logic " 1 " $\geq 1.4 \mathrm{~V}$ with a 3 V supply.

## Absolute Maximum Ratings

| V+ to GND . . . . . . . . . . . . . . . . . . . . . - 0.5 to 6.5V |  |
| :---: | :---: |
| Input Voltages |  |
| NO, NC, IN (Note 6) . . . . . . . . . . -0.5V to ( $\mathrm{V}_{+}$) + 0.5V) |  |
| Output Voltages |  |
| COM (Note 6) | -0.5V to ((V+) + 0.5V) |
| Continuous Current NO, NC, or COM. . . . . . . . . . $\pm 300 \mathrm{~mA}$ |  |
| Peak Current NO, NC, or COM |  |
| (Pulsed $1 \mathrm{~ms}, 10 \%$ Duty Cycle, Max) ................ $\pm 60$ESD Rating |  |
|  |  |
| Human Body Model . . . . . . . . . . . . . . . . . . . . . . > 6kV |  |
| Machine Model . . . . . . . . . . . . . . . . . . . . . . . . > 200 V |  |
| Charged Device Model . . . . . . . . . . . . . . . . . . . $>2.2 \mathrm{l}$ |  |

## Thermal Information

$\begin{array}{lccc}\text { Thermal Resistance (Typical) } & \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) & \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ 6 \text { Ld } \mu \text { TDFN Pkg. (Notes 7, 9) } & \ldots . & 239.2 & 111.6 \\ 6 \text { Ld SOT-23 Pkg. (Note 8, 9). } \ldots . & 260 & 120 \\ \text { Maximum Junction Temperature (Plastic Package). . } & +150^{\circ} \mathrm{C} \\ \text { Maximum Storage Temperature Range. .... } & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { Pb-free Reflow Profile..................see link below } \\ \text { http://www.intersil.com/pbfree/Pb-FreeReflow.asp }\end{array}$

## Operating Conditions

V+ (Positive DC Supply Voltage) . . . . . . . . . . . 1.8 V to 5.5 V Analog Signal Range . . . . . . . . . . . . . . . . . . . . . . 0 V to $\mathrm{V}_{+}$ $\mathrm{V}_{\text {IN }}$ (Digital Logic Input Voltage (IN) . . . . . . . . . . OV to $\mathrm{V}_{+}$ Temperature Range. . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES:
6. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
7. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
8. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
9. For $\theta_{\mathrm{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

## Electrical Specifications - 5V Supply Test Conditions: $\mathrm{V}_{+}=+4.5 \mathrm{~V}$ to +5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ (\text { Notes } 11,12) \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 11,12) \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $V_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-Resistance, ron | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=0 \mathrm{~V}$ to $\mathrm{V}_{+}$, (Note 14, see Figure 4) | 25 | - | 4.2 | 5 | $\Omega$ |
|  |  | Full | - | - | 6 | $\Omega$ |
| ron Flatness, r ${ }_{\text {FLAT }}$ (ON) | $\begin{aligned} & \mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=0 \mathrm{~V} \\ & \text { to } \mathrm{V}+,(\text { Notes } 13,14) \end{aligned}$ | 25 | - | 1.1 | 1.3 | $\Omega$ |
|  |  | Full | - | - | 1.5 | $\Omega$ |
| NO or NC OFF Leakage Current, $I_{\text {NO(OFF) }}$ or $I_{\text {NC( OFF) }}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.3 \mathrm{~V}, 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=5 \mathrm{~V}, 0.3 \mathrm{~V} \end{aligned}$ | 25 | -25 | 1.2 | 25 | nA |
|  |  | Full | -150 | - | 150 | nA |
| COM ON Leakage Current, I'COM(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0.3 \mathrm{~V}, 5 \mathrm{~V} \text {, or } \mathrm{V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=0.3 \mathrm{~V}, 5 \mathrm{~V} \text {, or Floating } \end{aligned}$ | 25 | -30 | 1.7 | 30 | nA |
|  |  | Full | -300 | - | 300 | nA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, t ON | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note } 14) \end{aligned}$ | 25 | - | 22 | - | ns |
|  |  | Full | - | 23 | - | ns |
| Turn- OFF Time, toff | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note 14) } \end{aligned}$ | 25 | - | 15 | - | ns |
|  |  | Full | - | 15 | - | ns |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 3, \text { Note } 14) \end{aligned}$ | Full | - | 18 | - | ns |
| Charge Injection, Q | $\mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}$ (see Figure 2) | 25 | - | 16 | - | pC |
| OFF-Isolation | $\begin{aligned} & \mathrm{L}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & (\text { see Figure 3) } \end{aligned}$ | 25 | - | 75 | - | dB |
| Total Harmonic Distortion | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{V}_{\text {COM }}=2 \mathrm{~V}_{\text {P-P }} \mathrm{R}_{\mathrm{L}}=32 \Omega$ | 25 | - | 0.12 | - | \% |
| Total Harmonic Distortion | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{V}_{\text {COM }}=2 \mathrm{~V}_{\text {P- }} \mathrm{R}_{\mathrm{L}}=600 \Omega$ | 25 | - | 0.01 | - | \% |
| -3dB Bandwidth | Signal $=0 \mathrm{dBm}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ | 25 | - | 350 | - | MHz |

Electrical Specifications - 5V Supply

Test Conditions: $\mathrm{V}_{+}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{gathered} \text { MIN } \\ (\text { Notes } 11,12) \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 11,12) \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO or NC OFF Capacitance, COFF | $\begin{aligned} & \mathrm{V}+=4.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}} \\ & =0 \mathrm{~V}(\text { see Figure } 5) \end{aligned}$ | 25 | - | 6 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\mathrm{COM}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}(\text { see Figure } 5) \end{aligned}$ | 25 | - | 12 | - | pF |
| POW ER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range |  | Full | 1.8 | - | 5.5 | V |
| Positive Supply Current, I+ | $\mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | 25 | - | 0.02 | 0.1 | $\mu \mathrm{A}$ |
|  |  | Full | - | 0.5 | 2.5 | $\mu \mathrm{A}$ |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, VINL |  | Full | - | - | 0.8 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | - | - | V |
| Input Current, $\mathrm{I}_{\text {INH, }} \mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -0.1 | $\begin{gathered} 0.04 \\ 4 \end{gathered}$ | 0.1 | $\mu \mathrm{A}$ |

## Electrical Specifications - 3V Supply

Test Conditions: $\mathrm{V}_{+}=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}$ (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (Notes 11, 12) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 11,12) \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-Resistance, ron | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=0 \mathrm{~V} \text { to } \mathrm{V}_{+} \text {, } \\ & \text { (Note 14, see Figure 4) } \end{aligned}$ | 25 | - | 6.3 | 7 | $\Omega$ |
|  |  | Full | - | - | 8 | $\Omega$ |
| ron Flatness, $\mathrm{r}_{\text {FLAT(ON }}$ ) | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=0 \mathrm{~V} \text { to } \mathrm{V}+,(\text { Notes } 13,14) \end{aligned}$ | 25 | - | 1.8 | 2.3 | $\Omega$ |
|  |  | Full | - | - | 2.5 | $\Omega$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ${ }_{\text {O }}$ ON | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note } 8) \end{aligned}$ | 25 | - | 28 | - | ns |
|  |  | Full | - | 30 | - | ns |
| Turn- OFF Time, toff | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note } 14) \end{aligned}$ | 25 | - | 20 | - | ns |
|  |  | Full | - | 30 | - | ns |
| Charge Injection, Q | $\begin{aligned} & \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF} \\ & \text { (see Figure 2) } \end{aligned}$ | 25 | - | 12 | - | pC |
| OFF-Isolation | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}(\text { see Figure } 3) \end{aligned}$ | 25 | - | 75 | - | dB |
| Total Harmonic Distortion | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{V}_{\text {COM }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \mathrm{R}_{\mathrm{L}}=32 \Omega$ | 25 | - | 0.4 | - | \% |
| Total Harmonic Distortion | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \mathrm{~V}_{\mathrm{COM}}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{R}_{\mathrm{L}}=600 \Omega \end{aligned}$ | 25 | - | 0.053 | - | \% |
| -3dB Bandwidth | Signal $=0 \mathrm{dBm}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ | 25 | - | 350 | - | MHz |
| NO or NC OFF Capacitance, Coff | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V} \\ & (\text { see Figure } 5 \text { ) } \end{aligned}$ | 25 | - | 6 | - | pF |
| COM OFF Capacitance, $\mathrm{C}_{\mathrm{COM}}$ (OFF) | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V} \\ & \text { (see Figure 5) } \end{aligned}$ | 25 | - | 10 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\mathrm{COM}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V} \\ & \text { (see Figure 5) } \end{aligned}$ | 25 | - | 12 | - | pF |

## Electrical Specifications - 3V Supply

Test Conditions: $\mathrm{V}_{+}=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}$ (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ (\text { Notes } 11,12) \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Notes 11, 12) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POW ER SUPPLY CHARACTERISTI CS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | 25 | - | 0.02 | - | $\mu \mathrm{A}$ |
|  |  | Full | - | 0.11 | - | $\mu \mathrm{A}$ |
| DI GI TAL I NPUT CHARACTERI STI CS |  |  |  |  |  |  |
| Input Voltage Low, VINL |  | Full | - | - | 0.5 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 1.4 | - | - | V |
| Input Current, I INH, I INL | $\mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -0.1 | 0.049 | 0.1 | $\mu \mathrm{A}$ |

Electrical Specifications - 1.8V Supply
Test Conditions: $\mathrm{V}_{+}=+1.8 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.4 \mathrm{~V}$ (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | TEST CONDITIONS | TEMP $\left({ }^{\circ} \mathrm{C}\right)$ | MIN (Notes 11, 12) | TYP | $\begin{gathered} \text { MAX } \\ (\text { Notes } 11,12) \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $V_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON-Resistance, ron | $\begin{aligned} & \mathrm{V}_{+}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \\ & \mathrm{V}_{\mathrm{NC}}=0 \mathrm{~V} \text { to } \mathrm{V}+(\text { Note } 14 \text {, see Figure } 4) \end{aligned}$ | 25 | - | 11.9 | 12.8 | $\Omega$ |
|  |  | Full | - | - | 13.8 | $\Omega$ |
| DYNAMI C CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, t ON | $\begin{aligned} & \mathrm{V}_{+}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note 14 }) \end{aligned}$ | 25 | - | 70 | - | ns |
|  |  | Full | - | 130 | - | ns |
| Turn-OFF Time, toff | $\begin{aligned} & \mathrm{V}_{+}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}(\text { see Figure } 1, \text { Note 14 }) \end{aligned}$ | 25 | - | 52 | - | ns |
|  |  | Full | - | 100 | - | ns |
| Charge Injection, Q | $\begin{aligned} & \mathrm{V}_{\mathrm{G}}=\mathrm{V}+/ 2, \mathrm{R}_{\mathrm{G}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF} \\ & \text { (see Figure 2) } \end{aligned}$ | 25 | - | 5.8 | - | pC |
| DI GI TAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.4 | V |
| Input Voltage High, VINH |  | Full | 1 | - | - | V |

NOTES:
10. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
11. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
12. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specifie d. Temperature limits established by characterization and are not production tested.
13. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
14. Limits established by characterization and are not production tested.

## Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

$$
V_{\text {OUT }}=V_{(N O \text { or } N C)} \frac{R_{L}}{R_{L}+r_{(O N)}}
$$

FI GURE 1B. TEST CI RCUIT

FI GURE 1 A. MEASUREMENT POI NTS
FI GURE 1. SWITCHING TIMES


FI GURE 2 A. MEASUREMENT POI NTS
FIGURE 2B. TEST CIRCUIT
FI GURE 2. CHARGE I NJECTI ON


FI GURE 3. OFF ISOLATI ON TEST CI RCUIT


FI GURE 4. ron TEST CI RCUI T

## Test Circuits and Waveforms(Continued)



FI GURE 5. CAPACI TANCE TEST CI RCUIT

## Detailed Description

The ISL54501 and ISL54502 are bi-directional, single pole/single throw (SPST) analog switches. They offer precise switching capability from a single 1.8 V to 5.5 V supply with low ON-resistance and high speed operation. With a single supply of 5 V the typical ON-resistance is only $5 \Omega$ with a typical turn-on and turn-off time of: $\mathrm{t}_{\mathrm{ON}}=22 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}=15 \mathrm{~ns}$. The devices are especially well suited for portable battery powered equipment due to their low operating supply voltage ( 1.8 V ), low power consumption $(0.11 \mu \mathrm{~W})$, low leakage currents ( 300 nA max), and tiny $\mu$ TDFN package.
The ISL54501 is a single normally open (NO) SPST analog switch. The ISL54502 is a single normally closed (NC) SPST analog switch.

## External V+ Series Resistor

For improved ESD and latch-up immunity, Intersil recommends adding a $100 \Omega$ resistor in series with the V+ power supply pin of the ISL54501, ISL54502 IC (see Figure 6).
During an overvoltage transient event (such as occurs during system level IEC 61000 ESD testing), substrate currents can be generated in the IC that can trigger parasitic SCR structures to turn ON, creating a low impedance path from the $V_{+}$power supply to ground. This will result in a significant amount of current flow in the IC, which can potentially create a latch-up state or permanently damage the IC. The external V+ resistor limits the current during this over-stress situation and has been found to prevent latch-up or destructive damage for many over voltage transient events.
Under normal operation the sub-microamp IDD current of the IC produces an insignificant voltage drop across the $100 \Omega$ series resistor resulting in no impact to switch operation or performance.


## FI GURE 6. $\mathrm{V}+\mathrm{SERI}$ ES RESI STOR FOR ENHANCED ESD AND LATCH-UP IMMUNI TY

## Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents, which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to $\mathrm{V}_{+}$and to GND (see Figure 7). To prevent forward biasing these diodes, $\mathrm{V}_{+}$must be applied before any input signals, and the input signal voltages must remain between $\mathrm{V}_{+}$and GND.
If these conditions cannot be guaranteed then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a signal pin or logic pin goes below ground or above the $\mathrm{V}_{+}$rail.
Logic inputs can easily be protected by adding a $1 \mathrm{k} \Omega$ resistor in series with the input (see Figure 7). The resistor limits the input current below the threshold
that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.
This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low ron switch. Connecting Schottky diodes to the signal pins (as shown in Figure 9) will shunt the fault current to the supply or to ground, thereby protecting the switch. These Schottky diodes must be sized to handle the expected fault current.


FI GURE 7. OVERVOLTAGE PROTECTI ON

## Power-Supply Considerations

The ISL54501, ISL54502 construction is typical of most single supply CMOS analog switches in that they have two supply pins: $\mathrm{V}_{+}$and GND. $\mathrm{V}_{+}$and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4 V maximum supply voltage, the ISL54501, ISL54502 5.5V maximum supply voltage provides plenty of room for the $10 \%$ tolerance of 3.6 V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.8 V but the part will operate with a supply below 1.8 V . It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" tables starting on page 4 the and "Typical Performance Curves" starting on page 10 for details.

V+ and GND also power the internal logic and level shiftier. The level shiftier converts the input logic levels to switched $\mathrm{V}_{+}$and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

## Logic-Level Thresholds

This switch family is 1.8 V CMOS compatible ( 0.5 V and 1.4 V ) over a supply range of 2 V to 3.6 V
(see Figure 14). At 3.6 V the $\mathrm{V}_{\mathrm{IH}}$ level is about 0.98 V . This is still below the 1.8 V CMOS guaranteed high output minimum level of 1.4 V , but noise margin is reduced.
The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V $_{+}$ with a fast transition time minimizes power dissipation.

## High-Frequency Performance

In $50 \Omega$ systems, the ISL54501, ISL54502 has a -3dB bandwidth of 350 MHz (see Figure 15). The frequency response is very consistent over a wide $\mathrm{V}_{+}$range, and for varying analog signal levels.

An OFF switch behaves like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to output. Off isolation is the resistance of this signal feedthrough. Figure 16 details the high off isolation provided by the ISL54501, ISL54502. At 1 MHz , off isolation is about 75 dB in $50 \Omega$ systems, decreasing approximately 20 dB per decade as frequency increases. Higher load impedances decrease off isolation due to the voltage divider action of the switch OFF impedance and the load impedance.

## Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both $\mathrm{V}_{+}$and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.
Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the $\mathrm{V}_{+}$and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and $V_{+}$or GND.

## Typical Performance Curves $T_{A}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified



FI GURE 8. ON-RESI STANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE


FI GURE 10. ON-RESI STANCE vs SWI TCH VOLTAGE


FI GURE 12. TURN-ON TIME vs SUPPLY VOLTAGE


FI GURE 9. ON-RESI STANCE vs SWITCH VOLTAGE


FI GURE 11. ON-RESI STANCE vs SWITCH VOLTAGE


FI GURE 13. TURN-OFF TIME vs SUPPLY VOLTAGE

## Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)



FI GURE 14. DI GI TAL SWI TCHI NG POI NT vs SUPPLY VOLTAGE


FI GURE 16. OFF I SOLATI ON


FIGURE 15. FREQUENCY RESPONSE


FIGURE 17. CHARGE INJECTION vs SWITCH VOLTAGE

## Die Characteristics

SUBSTRATE POTENTI AL (POW ERED UP): GND

TRANSISTOR COUNT:

## PROCESS:

Submicron CMOS

## Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)



L6.1.2x1.0A
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | MIN |
| :---: | :---: | :---: | :---: | :---: |
|  | MAX | NOTES |  |  |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF |  |  | - |
| b | 0.15 | 0.20 | 0.25 | 5 |
| D | 0.95 | 1.00 | 1.05 | - |
| E | 1.15 | 1.20 | 1.25 | - |
| e | 0.40 BSC |  |  |  |
| L | 0.30 | 0.35 | 0.40 | - |
| L1 | 0.40 | 0.45 | 0.50 | - |
| N | 6 |  |  |  |
| $\theta$ | 0 | 3 | 2 |  |

Rev. 2 8/06
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. $N$ is the number of terminals.
3. Ne refers to the number of terminals on $E$ side.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05 mm .
8. Maximum allowable burrs is 0.076 mm in all directions.
9. JEDEC Reference MO-255.
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

## SOT-23 Package Family



MDP0038
SOT-23 PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | SOT23-5 | SOT23-6 |  |
| A | 1.45 | 1.45 | MAX |
| A1 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 1.14 | 1.14 | $\pm 0.15$ |
| b | 0.40 | 0.40 | $\pm 0.05$ |
| c | 0.14 | 0.14 | $\pm 0.06$ |
| D | 2.90 | 2.90 | Basic |
| E | 2.80 | 2.80 | Basic |
| E1 | 1.60 | 1.60 | Basic |
| e | 0.95 | 0.95 | Basic |
| e1 | 1.90 | 1.90 | Basic |
| L | 0.45 | 0.45 | $\pm 0.10$ |
| L1 | 0.60 | 0.60 | Reference |
| N | 5 | 6 | Reference |
| N |  |  |  |

NOTES:

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. This dimension is measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin \#1 I.D. will be located within the indicated zone (SOT23-6 only).
6. SOT23-5 version has no center lead (shown as a dashed line).

For additional products, see www.intersil.com/product_tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


#### Abstract

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

