

40V Precision Single-Supply, Rail-to-Rail Output, Low-Power Operational Amplifiers

ISL28118, ISL28218

The ISL28118 and ISL28218 are single and dual, low-power precision amplifiers optimized for single-supply applications. These devices feature a common mode input voltage range extending to 0.5V below the V- rail, a rail-rail differential input voltage range for use as a comparator, and rail-to-rail output voltage swing, which makes them ideal for single-supply applications where input operation at ground is important.

These op amps feature low power, low offset voltage, and low temperature drift, making them the ideal choice for applications requiring both high DC accuracy and AC performance. These amplifiers are designed to operate over a single supply range of 3V to 40V or a split supply voltage range of +1.8V/-1.2V to ±20V. The combination of precision and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for these amplifiers include precision instrumentation, data acquisition, precision power supply controls, and industrial controls.

Both parts are offered in 8 Ld TDFN, 8 Ld SOIC and 8 Ld MSOP packages. All devices are offered in standard pin configurations and operate over the extended temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Related Literature

 AN1595: ISL28218SOICEVAL1Z Evaluation Board User's Guide

Features

- Below-Ground (V-) Input Capability to -0.5V
- Rail-to-Rail Input Differential Voltage Range for Comparator Applications

- Low Noise Voltage 5.6nV/√Hz
- Low Input Offset Voltage

 - ISL28218 230μV Max.
- Superb Offset Voltage Temperature Drift
 - ISL28118 1.2 μ V/ °C, Max.
- Operating Temperature Range.....-40°C to +125°C
- No Phase Reversal

Applications

- · Precision Instruments
- · Medical Instrumentation
- · Data Acquisition
- Power Supply Control
- Industrial Process Control




FIGURE 1. TYPICAL APPLICATION: SINGLE-SUPPLY, LOW-SIDE CURRENT SENSE AMPLIFIER

1







FIGURE 2. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15 V$

Pin Configurations







ISL28218

Pin Descriptions

| ISL28118 (8 LD TDFN) | ISL28118 (8 LD SOIC, MSOP) | ISL28218 (8 LD TDFN) | ISL28218 (8 LD SOIC, MSOP) | PIN NAME | EQUIVALENT CIRCUIT | DESCRIPTION | |
|-------------------------|----------------------------------|---|----------------------------------|-------------|---------------------------|--|--|
| 3 | 3 | 3 | 3 | +IN_A | 1 | Amplifier A non-inverting input | |
| 2 | 2 | 2 | 2 | -IN_A | 1 | Amplifier A inverting input | |
| 6 | 6 | 1 | 1 | VOUT_A | 2 | Amplifier A output | |
| 4 | 4 | 4 | 4 | V- | 3 | Negative power supply | |
| | | 5 | 5 | +IN_B | 1 | Amplifier B non-inverting input | |
| | | 6 | 6 | -IN_B | 1 | Amplifier B inverting input | |
| | | 7 | 7 | VOUT_B | 2 | Amplifier B output | |
| 7 | 7 | 8 | 8 | V+ | 3 | Positive power supply | |
| 1, 5, 8 | 1, 5, 8 | - | - | NC | - | No Connect | |
| PAD | | PAD | | PAD | | Thermal Pad is electrically isolated from active circuitry. Pad can float, connect to Ground, or conn to a potential source that is free from signals or no sources. | |
| Д IN- □ Д | | V ₊ D IN ₊ V ₋ | <u>.</u> . | | —— v₊ ——□ out —— v. | V+ C CAPACITIVELY TRIGGERED ESD CLAMP | |
| | CIRCUIT 1 | | | CIRCUIT | 2 | CIRCUIT 3 | |

Ordering Information

| PART NUMBER (Notes 2, 3) | PART MARKING | TEMPERATURE RANGE (°C) | PACKAGE (Pb-Free) | PKG. DWG. # |
|--------------------------------------|------------------|------------------------|----------------------|----------------|
| ISL28118FBZ (Note 1) | 28118 FBZ | -40 to +125 | 8 Ld SOIC | M8.15E |
| Coming Soon ISL28118FRTZ (Note 1) | 118Z | -40 to +125 | 8 Ld TDFN | L8.3x3A |
| ISL28118FUZ (Note 1) | 8118Z | -40 to +125 | 8 Ld MSOP | M8.118 |
| ISL28218FBZ (Note 1) | 28218 FBZ | -40 to +125 | 8 Ld SOIC | M8.15E |
| Coming Soon ISL28218FRTZ | 218Z | -40 to +125 | 8 Ld TDFN | L8.3x3A |
| Coming Soon ISL28218FUZ | 8218Z | -40 to +125 | 8 Ld MSOP | M8.118 |
| ISL28218SOICEVAL1Z | Evaluation Board | | 1 | 1 |

NOTES:

- 1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information pages for <u>ISL28118</u>, <u>ISL28218</u>. For more information on MSL, please see Technical Brief <u>TB363</u>.

FN7532.3 September 21, 2011

Absolute Maximum Ratings

| Maximum Supply Voltage | 42V |
|---|------|
| Maximum Differential Input Current | mA |
| Maximum Differential Input Voltage 42V or V_{-} - 0.5V to V_{+} + 0 |).5V |
| Min/Max Input Voltage |).5V |
| Max/Min Input Current |)mA |
| Output Short-Circuit Duration (1 output at a time) Indefi | nite |
| ESD Tolerance | |
| Human Body Model (Tested per JESD22-A114F) | 3kV |
| Machine Model (Tested per JESD22-A115-A)30 | 00V |
| Charged Device Model (Tested per CDM-22CIOID) | 2kV |

Thermal Information

| Thermal Resistance (Typical) | $\theta_{JA}(^{c}C/W)$ | θ_{JC} (°C/W) |
|--|------------------------|----------------------|
| ISL28118 | | |
| 8 Ld TDFN Package (Notes 5, 6) | 50 | 9 |
| 8 Ld SOIC Package (Notes 4, 7) | 120 | 60 |
| 8 Ld MSOP Package (Notes 4, 7) | 165 | 57 |
| ISL28218 | | |
| 8 Ld TDFN Package (Notes 5, 6) | 48 | 5.5 |
| 8 Ld SOIC Package (Notes 4, 7) | 120 | 55 |
| 8 Ld MSOP Package (Notes 4, 7) | 150 | 45 |
| Storage Temperature Range | 6! | 5°C to +150°C |
| Pb-free Reflow Profile | | see link below |
| http://www.intersil.com/pbfree/Pb-FreeRe | eflow.asp | |

Operating Conditions

| Ambient Operating Temperature Range . | 40°C to +125°C |
|---|--|
| Maximum Operating Junction Temperatu | re+150°C |
| Supply Voltage | $3V (\pm 1.8V/-1.2V)$ to $40V (\pm 20V)$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. **Boldface limits apply over the operating temperature range, -40**°C to +125°C. Temperature data established by characterization.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 8) | TYP | MAX (Note 8) | UNIT |
|-------------------|---|------------|-----------------|------|-----------------|-------|
| V _{OS} | Input Offset Voltage | ISL28118 | -150 | 25 | 150 | μV |
| | | | -270 | | 270 | μV |
| | | ISL28218 | -230 | 40 | 230 | μV |
| | | | -290 | | 290 | μV |
| TCV _{OS} | Input Offset Voltage Temperature | ISL28118 | -1.2 | 0.2 | 1.2 | μV/°C |
| | Coefficient | ISL28218 | -1.4 | 0.3 | 1.4 | μV/°C |
| ΔV _{OS} | Input Offset Voltage Match | | -280 | 44 | 280 | μV |
| | (ISL28218 only) | | -365 | | 365 | μV |
| I _B | Input Bias Current | | -575 | -230 | | nA |
| | | | -800 | | | nA |
| TCIB | Input Bias Current Temperature Coefficient | | | -0.8 | | nA/°C |
| I _{OS} | Input Offset Current | | -50 | 4 | 50 | nA |
| | | | -75 | | 75 | nA |

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = +25^{\circ}C$, unless otherwise noted. **Boldface limits apply over the operating temperature range**, $-40^{\circ}C$ to $+125^{\circ}C$. Temperature data established by characterization. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 8) | TYP | MAX (Note 8) | UNIT |
|---------------------|---|--|-----------------|------|----------------------|-------------------|
| CMRR | Common-Mode Rejection Ratio | V _{CM} = V ₋ - 0.5V to V ₊ - 1.8V | | 118 | | dB |
| | | V _{CM} = V ₋ to V ₊ -1.8V | 102 | 118 | | dB |
| | | ISL28118 SOIC | 98 | | | dB |
| | | V _{CM} = V ₋ to V ₊ -1.8V | 102 | 118 | | dB |
| | | ISL28118 MSOP | 97 | | | dB |
| | | V _{CM} = V ₋ to V ₊ -1.8V | 103 | 118 | | dB |
| | | ISL28218 | 99 | | | dB |
| V _{CMIR} | Common Mode Input Voltage | Guaranteed by CMRR test | V 0.5 | | V ₊ - 1.8 | ٧ |
| | Range | | V_ | | V ₊ - 1.8 | V |
| PSRR | Power Supply Rejection Ratio | V _S = 3V to 40V, V _{CMIR} = Valid Input Voltage | 109 | 124 | | dB |
| | | | 105 | | | dB |
| A _{VOL} | Open-Loop Gain | $V_0 = -13V$ to +13V, $R_L = 10k\Omega$ to ground, | 125 | 136 | | dB |
| | | ISL28118 SOIC | 120 | | | dB |
| | | V_0 = -13V to +13V, R_L = 10kΩ to ground, ISL28218 V_0 = -13V to +13V, R_L = 10kΩ to ground, | 125 | 136 | | dB |
| | | | 122 | | | dB |
| | | | 120 | 136 | | dB |
| | | ISL28118 MSOP | 116 | | | dB |
| V _{OL} | Output Voltage Low, V _{OUT} to V ₋ , See Figure 32 | ISL28118 $R_L = 10k\Omega$ | | | 70 | m۷ |
| | | | | | 85 | m۷ |
| | | ISL28218 $R_L = 10k\Omega$ | | | 70 | m۷ |
| | | | | | 73 | m۷ |
| V _{OH} | Output Voltage High, V ₊ to V _{OUT} | ISL28118 | | | 110 | m۷ |
| | See Figure 32 | $R_{L} = 10k\Omega$ | | | 120 | mV |
| I _S | Supply Current/Amplifier | ISL28118 | | 0.85 | 1.2 | mA |
| | | R _L = Open | | | 1.6 | mA |
| | | ISL28218 | | 0.85 | 1.1 | mA |
| | | R _L = Open | | | 1.4 | mA |
| I _{SC+} | Output Short Circuit Source Current | $R_L = 10\Omega \text{ to V}_{\perp}$ | | 16 | | mA |
| I _{SC-} | Output Short Circuit Sink Current | $R_L = 10\Omega$ to V_+ | | 28 | | mA |
| V _{SUPPLY} | Supply Voltage Range | Guaranteed by PSRR | 3 | | 40 | V |
| AC SPECIFICATI | ONS | | | | | |
| GBWP | Gain Bandwidth Product | A _{CL} = 101, V _{OUT} = 100mV _{P-P} ; R _L = 2k | | 4 | | MHz |
| e _{np-p} | Voltage Noise | 0.1Hz to 10Hz, V _S = ±18V | | 300 | | nV _{P-P} |
| e _n | Voltage Noise Density | f = 10Hz, V _S = ±18V | | 8.5 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 100Hz, V _S = ±18V | | 5.8 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 1kHz, V _S = ±18V | | 5.6 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 10kHz, V _S = ±18V | | 5.6 | | nV/√Hz |

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. **Boldface limits apply over the operating temperature range, -40**°C to +125°C. Temperature data established by characterization. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 8) | TYP | MAX (Note 8) | UNIT |
|---|---|--|-----------------|--------|-----------------|--------|
| in | Current Noise Density | $f = 1kHz, V_S = \pm 18V$ | | 355 | | fA/√Hz |
| THD + N | Total Harmonic Distortion + Noise | 1kHz, G = 1, V_0 = 3.5 V_{RMS} , R_L = 10k Ω | | 0.0003 | | % |
| TRANSIENT RES | PONSE | | | | I | |
| SR | Slew Rate | $A_V = 1$, $R_L = 2k\Omega$, $V_0 = 10V_{P-P}$ | | ±1.2 | | V/µs |
| t _r , t _f , Small Signal | Rise Time 10% to 90% of V _{OUT} | A_V = 1, V_{OUT} = 100m V_{P-P} , R_f = 0 Ω , R_L = 2k Ω to V_{CM} | | 100 | | ns |
| | Fall Time 90% to 10% of V _{OUT} | $\begin{aligned} &A_V = 1, V_{OUT} = 100 m V_{P-P}, R_f = 0 \Omega, \\ &R_L = 2 k \Omega \text{ to } V_{CM} \end{aligned}$ | | 100 | | ns |
| t _s | Settling Time to 0.01% 10V Step; 10% to V _{OUT} | $A_V = 1$, $V_{OUT} = 10V_{P-P}$, $R_f = 0\Omega$ $R_L = 2k\Omega$ to V_{CM} | | 8.5 | | μs |

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 8) | TYP | MAX (Note 8) | UNIT |
|---|--|---|-----------------|------|----------------------|-------|
| V _{os} | Input Offset Voltage | ISL28118 | -150 | 25 | 150 | μV |
| | | | -270 | | 270 | μ٧ |
| | | ISL28218 | -230 | 40 | 230 | μV |
| | | | -290 | | 290 | μV |
| TCV _{OS} | Input Offset Voltage Temperature | ISL28118 | -1.2 | 0.2 | 1.2 | μV/°C |
| | Coefficient | ISL28218 | -1.4 | 0.3 | 1.4 | μV/°C |
| ΔV _{OS} Input Offset Voltage Match | | -280 | 44 | 280 | μV | |
| | (ISL28218 only) | | -365 | | 365 | μ٧ |
| I _B Input Bias Curren | Input Bias Current | | -575 | -230 | | nA |
| | | | -800 | | | nA |
| TCIB | Input Bias Current Temperature Coefficient | | | -0.8 | | nA/°C |
| I _{os} | Input Offset Current | | -50 | 4 | 50 | nA |
| | | | -75 | | 75 | nA |
| CMRR | Common-Mode Rejection Ratio | $V_{CM} = V_{-} - 0.5V \text{ to } V_{+} - 1.8V$ | | 119 | | dB |
| | | V _{CM} = V ₋ to V ₊ -1.8V ISL28118 SOIC | 101 | 117 | | dB |
| | | | 97 | | | dB |
| | | V _{CM} = V ₋ to V ₊ -1.8V ISL28118 MSOP | 101 | 117 | | dB |
| | | | 96 | | | dB |
| | | $V_{CM} = V_{-} \text{ to } V_{+} - 1.8V$ | 101 | 117 | | dB |
| | | ISL28218 | 97 | | | dB |
| V _{CMIR} | Common Mode Input Voltage | Guaranteed by CMRR test | V 0.5 | | V ₊ - 1.8 | V |
| | Range | | V. | | V ₊ - 1.8 | v |

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 8) | ТҮР | MAX (Note 8) | UNIT |
|---|--|--|-----------------|--------|-----------------|-------------------|
| PSRR | Power Supply Rejection Ratio | V _S = 3V to 10V, V _{CMIR} = Valid Input Voltage, | 109 | 124 | | dB |
| | | ISL28118 SOIC ISL28218 SOIC | 105 | | | dB |
| | | ISL28118 MSOP | 108 | 124 | | dB |
| | | | 103 | | | dB |
| A _{VOL} | Open-Loop Gain | $V_0 = -3V$ to +3V, $R_L = 10$ k Ω to ground, | 122 | 132 | | dB |
| | | ISL28118 SOIC ISL28218 SOIC | 117 | | | dB |
| | | ISL28118 MSOP | 120 | 132 | | dB |
| | | | 115 | | | dB |
| V _{OL} | Output Voltage Low, V _{OUT} to V ₋ , | $R_L = 10k\Omega$ | | | 38 | mV |
| | See Figure 32 | | | | 45 | mV |
| V _{OH} | Output Voltage High, V ₊ to V _{OUT} | $R_L = 10k\Omega$ | | | 65 | mV |
| | See Figure 31 | | | | 70 | mV |
| I _S | Supply Current/Amplifier | R _L = Open | | 0.85 | 1.1 | mA |
| | | | | | 1.4 | mA |
| I _{SC+} | Output Short Circuit Source Current | $R_L = 10\Omega$ to V | | 13 | | mA |
| I _{SC-} | Output Short Circuit Sink Current | $R_L = 10\Omega$ to V_+ | | 20 | | mA |
| AC SPECIFICAT | IONS | | | | | |
| GBWP | Gain Bandwidth Product | A _{CL} = 101, V _{OUT} = 100mV _{P-P} ; R _L = 2k | | 3.2 | | MHz |
| e _{np-p} | Voltage Noise | 0.1Hz to 10Hz | | 320 | | nV _{P-P} |
| e _n | Voltage Noise Density | f = 10Hz | | 9 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 100Hz | | 5.7 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 1kHz | | 5.5 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 10kHz | | 5.5 | | nV/√Hz |
| in | Current Noise Density | f = 1kHz | | 380 | | fA/√Hz |
| THD + N | Total Harmonic Distortion + Noise | 1kHz, G = 1, V_0 = 1.25 V_{RMS} , R_L = 10k Ω | | 0.0003 | | % |
| TRANSIENT RE | SPONSE | | | | | |
| SR | Slew Rate | $A_{V} = 1$, $R_{L} = 2k\Omega$, $V_{O} = 4V_{P-P}$ | | ±1 | | V/µs |
| t _r , t _f , Small Signal | Rise Time 10% to 90% of V _{OUT} | A_V = 1, V_{OUT} = 100m V_{P-P} , R_f = 0 Ω , R_L = 2k Ω to V_{CM} | | 100 | | ns |
| | Fall Time 90% to 10% of V _{OUT} | $A_V = 1$, $V_{OUT} = 100$ m V_{P-P} , $R_f = 0\Omega$, $R_L = 2k\Omega$ to V_{CM} | | 100 | | ns |
| t _s | Settling Time to 0.01% 4V Step; 10% to V _{OUT} | $A_V = 1, V_{OUT} = 4V_{P-P}, R_f = 0\Omega$ $R_L = 2k\Omega \text{ to } V_{CM}$ | | 4 | | μs |

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.




FIGURE 3. ISL28118 INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 4. ISL28118 INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 5. ISL28218 INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 6. ISL28218 INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 7. ISL28118 TCV $_{
m OS}$ vs number of amplifiers ±15V




FIGURE 8. ISL28118 TCV $_{
m OS}$ vs number of amplifiers ±5 V




FIGURE 9. ISL28218 TCV $_{
m OS}$ vs number of amplifiers $\pm 15{
m V}$




FIGURE 10. ISL28218 TCV_{OS} vs NUMBER OF AMPLIFIERS ±5V




FIGURE 11. V_{OS} vs TEMPERATURE




FIGURE 12. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, $V_S = \pm 15V$




FIGURE 13. I_{BIAS} vs V_{S}




FIGURE 14. IBIAS VS TEMPERATURE VS SUPPLY




FIGURE 15. ISL28118 CMRR vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 16. ISL28118 CMRR vs TEMPERATURE, $V_S = \pm 5V$




FIGURE 17. ISL28218 CMRR vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 18. ISL28218 CMRR vs TEMPERATURE, $V_S = \pm 5V$




FIGURE 19. CMRR vs FREQUENCY, $V_S = \pm 15V$




FIGURE 20. PSRR vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 21. PSRR vs FREQUENCY, $V_S = \pm 15V$




FIGURE 22. PSRR vs FREQUENCY, $V_S = \pm 5V$




FIGURE 23. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $V_S = \pm 15V$




FIGURE 24. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 25. GAIN vs FREQUENCY vs R_L , $V_S = \pm 15V$




FIGURE 26. GAIN vs FREQUENCY vs R_L , $V_S = \pm 5V$




FIGURE 27. GAIN vs FREQUENCY vs OUTPUT VOLTAGE




FIGURE 28. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 29. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, $V_S = \pm 15V, R_1 = 10k$




FIGURE 30. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, $V_S = \pm 5V,\, R_L = 10k$




FIGURE 31. OUTPUT OVERHEAD VOLTAGE HIGH vs LOAD CURRENT, $V_S = \pm 5 V$ and $\pm 15 V$





FIGURE 32. OUTPUT OVERHEAD VOLTAGE LOW vs LOAD CURRENT, $V_S = \pm 5 V$ and $\pm 15 V$






FIGURE 33. OUTPUT VOLTAGE SWING vs LOAD CURRENT $V_S = \pm 15V$

FIGURE 34. OUTPUT VOLTAGE SWING vs LOAD CURRENT $V_S = \pm 5V$




FIGURE 35. ISL28118 SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 36. ISL28218 SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 37. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 38. INPUT NOISE VOLTAGE (en) AND CURRENT (in) vs FREQUENCY, $V_S = \pm 18V$




FIGURE 39. INPUT NOISE VOLTAGE (en) AND CURRENT (in) vs FREQUENCY, $V_S = \pm 5V$




FIGURE 40. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, $V_S = \pm 18V$




FIGURE 41. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, $V_S = \pm 5V$




FIGURE 42. THD+N vs FREQUENCY vs TEMPERATURE, $A_V = 1$, 10, $R_L = 2k$




FIGURE 43. THD+N vs FREQUENCY vs TEMPERATURE, $A_V = 1, 10, R_L = 10k$




FIGURE 44. THD+N vs OUTPUT VOLTAGE (V_{OUT}) vs TEMPERATURE, $A_V = 1,\, 10,\, R_L = 2k$




FIGURE 45. THD+N vs OUTPUT VOLTAGE (V_{OUT}) vs TEMPERATURE, $A_V = 1$, 10, $R_L = 10$ k




FIGURE 46. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$




FIGURE 47. LARGE SIGNAL 4V STEP RESPONSE, $V_S = \pm 5V$




FIGURE 48. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 5V, \, \pm 15V$




FIGURE 49. NO PHASE REVERSAL




FIGURE 50. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15 \text{V} \label{eq:VS}$




FIGURE 51. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15V$




FIGURE 52. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $\label{eq:VS} V_S = \pm 5 V$




FIGURE 53. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, $V_{S} = \pm 5 V$




FIGURE 54. OUTPUT IMPEDANCE vs FREQUENCY, $V_S = \pm 15V$




FIGURE 55. OUTPUT IMPEDANCE vs FREQUENCY, $V_S = \pm 5V$




FIGURE 56. OVERSHOOT vs CAPACITIVE LOAD, $V_S = \pm 15V$




FIGURE 57. OVERSHOOT vs CAPACITIVE LOAD, $V_S = \pm 5V$




FIGURE 58. ISL28118 SHORT CIRCUIT CURRENT vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 59. ISL28218 SHORT CIRCUIT CURRENT vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 60. MAX OUTPUT VOLTAGE vs FREQUENCY




FIGURE 61. CHANNEL SEPARATION vs FREQUENCY, $R_L = \inf$, $V_S = \pm 15V$

Applications Information

Functional Description

The ISL28118 and ISL28218 are single and dual, 3.2MHz, single-supply, rail-to-rail output amplifiers with a common mode input voltage range extending to a range of 0.5V below the V- rail. Their input stages are optimized for precision sensing of ground-referenced signals in single-supply applications. The input stage is able to handle large input differential voltages without phase inversion, making these amplifiers suitable for high-voltage comparator applications. Their bipolar design features high open loop gain and excellent DC input and output temperature stability. These op amps feature very low quiescent current of $850\mu V$, and low temperature drift. Both devices are fabricated in a new precision 40V complementary bipolar DI process and are immune from latch-up.

Operating Voltage Range

The op amp is designed to operate over a single supply range of 3V to 40V or a split supply voltage range of $\pm 1.8V/-1.2V$ to $\pm 20V$. The device is fully characterized at $\pm 1.0V$ ($\pm 5V$) and $\pm 3.0V$ ($\pm 1.5V$). Both DC and AC performance remain virtually unchanged over the complete operating voltage range. Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on page 8.

The input common mode voltage to the V+ rail (V+ -1.8V over the full temperature range) may limit amplifier operation when operating from split V+ and V- supplies. Figure 12 shows the common mode input voltage range variation over temperature.

Input Stage Performance

The ISL28118 and ISL28218 PNP input stage has a common mode input range extending up to 0.5V below ground at +25°C (Figure 12). Full amplifier performance is guaranteed down for input voltage down to ground (V-) over the -40°C to +125°C temperature range. For common mode voltages down to -0.5V below ground (V-), the amplifiers are fully functional, but performance degrades slightly over the full temperature range. This feature provides excellent CMRR, AC performance, and DC accuracy when amplifying low-level, ground-referenced signals.

The input stage has a maximum input differential voltage equal to a diode drop greater than the supply voltage (max 42V) and does not contain the back-to-back input protection diodes found on many similar amplifiers. This feature enables the device to function as a precision comparator by maintaining very high input impedance for high-voltage differential input comparator voltages. The high differential input impedance also enables the device to operate reliably in large signal pulse applications, without the need for anti-parallel clamp diodes required on MOSFET and most bipolar input stage op amps. Thus, input signal distortion caused by nonlinear clamps under high slew rate conditions is avoided.

In applications where one or both amplifier input terminals are at risk of exposure to voltages beyond the supply rails, current-limiting resistors may be needed at each input terminal (see Figure 62, R_{IN} +, R_{IN} -) to limit current through the power-supply ESD diodes to 20mA.




FIGURE 62. INPUT ESD DIODE CURRENT LIMITING

Output Drive Capability

The bipolar rail-to-rail output stage features low saturation levels that enable an output voltage swing to less than 15mV when the total output load (including feedback resistance) is held below 50 μA (Figures 31 and 32). With $\pm 15 V$ supplies, this can be achieved by using feedback resistor values >300k Ω .

The output stage is internally current limited. Output current limit over temperature is shown in Figures 33 and 34. The amplifiers can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only one amplifier at a time for the dual op amp. Continuous operation under these conditions may degrade long-term reliability.

The amplifiers perform well when driving capacitive loads (Figures 56 and 57). The unity gain, voltage follower (buffer) configuration provides the highest bandwidth but is also the most sensitive to ringing produced by load capacitance found in BNC cables. Unity gain overshoot is limited to 35% at capacitance values to 0.33nF. At gains of 10 and higher, the device is capable of driving more than 10nF without significant overshoot.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28118 and ISL28218 are immune to output phase reversal out to 0.5V beyond the rail (V_{ABS MAX}) limit (Figure 49).

Single Channel Usage

The ISL28218 is a dual op amp. If the application requires only one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel oscillates if the input and output pins are floating. This results in higher-than-expected supply currents and possible noise injection into the channel being used. The proper way to prevent oscillation is to short the output to the inverting input, and ground the positive input (Figure 63).



FIGURE 63. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} x PD_{MAXTOTAL}$$
 (EQ. 1)

where

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- T_{MAX} = Maximum ambient temperature
- Θ_{IA} = Thermal resistance of the package

PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}$$
 (EQ. 2)

where

- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{aMAX} = Maximum quiescent supply current of one amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

ISL28118 and ISL28218 SPICE Model

Figure 64 shows the SPICE model schematic and Figure 65 shows the net list for the SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/f and flatband noise voltage, slew rate, CMRR, and gain and phase. The DC parameters are 1_{OS} , total supply current, and output voltage swing. The model uses typical parameters given in the "Electrical Specifications" table beginning on page 4. The AVOL is adjusted for 136dB with the dominant pole at 0.6Hz. The CMRR is set at 120dB, f = 50kHz. The input stage models the actual device to present an accurate AC representation. The model is configured for an ambient temperature of +25 °C.

Figures 66 through 80 show the characterization vs simulation results for the noise voltage, open loop gain phase, closed loop gain vs frequency, gain vs frequency vs R_L , CMRR, large signal 10V step response, small signal 0.1V step, and output voltage swing ± 15 V supplies.


LICENSE STATEMENT

The information in the SPICE model is protected under United States copyright laws. Intersil Corporation hereby grants users of this macro-model, hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model, as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.



| *ISL28118_218 Macromodel - covers following *products *ISL28118 | V_V8 | R_R14 V 23 795.7981 C_C3 23 V++ 10e-12 C_C4 V 23 10e-12 |
|--|---|---|
| *ISL28218 | * | * |
| *Revision History: * Revision A, LaFontaine February 8th 2011 * Model for Noise, supply currents, CMRR *120dB f = 40kHz, AVOL 136dB f = 0.5Hz * SR = 1.2V/us, GBWP 4MHz. * Copyright 2011 by Intersil Corporation *Refer to data sheet "LICENSE STATEMENT" *Use of this model indicates your acceptance *with the terms and provisions in the License *Statement. * *Intended use: *This Pspice Macromodel is intended to give *typical DC and AC performance | *Input Stage Q_Q6 | *Output Stage with Correction Current Sources G_G11 |
| characteristics *under a wide range of external circuit *configurations using | R_R4 V 11 1000 | R_R15 |
| compatible simulation *platforms – such as | C_Cin1 V VIN- 4.02e-12 C_Cin2 V 6 4.02e-12 | .model PNP LATERAL pnp(is=1e-016 |
| iSim PE. | C CinDif 6 VIN- 1.33E-12 | bf=250 va=80 |
| *Device performance features supported by | * | + ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1) |
| this *model: | *1st Gain Stage | .model PNP input pnp(is=1e-016 bf=100 |
| *Typical, room temp., nominal power supply *voltages used to produce the following | G_G1 V++ 14 8 11 0.65897 G_G2 V 14 8 11 0.65897 | va=80 _ · · · · · |
| *characteristics: | V V1 13 14 -0.91 | + ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1) |
| *Open and closed loop I/O impedances, | V_V2 14 15 -0.96 | .model DBREAK D(bv=43 rs=1) |
| *Open loop gain and phase, | D_D3 | .model DN D(KF=6.69e-9 AF=1) |
| *Closed loop bandwidth and frequency *response, | D_D4 | .MODEL DX D(IS=1E-12 Rs=0.1) |
| *Loading effects on closed loop frequency *response, | R_R6 V 14 1 | .MODEL DY D(IS=1E-15 BV=50 Rs=1) .ends ISL28118_218 |
| *Input noise terms including 1/f effects, | *2nd Gain Stage | |
| *Slew rate, *Input and Output Headroom limits to I/O | G_G3 V++ VG 14 VMID 1.69138e-3 | |
| *voltage swing, | G_G4 V VG 14 VMID 1.69138e-3 V V3 16 VG -0.91 | |
| *Supply current at nominal specified supply *voltages, | V V4 VG 17 -0.96 | |
| * | D_D5 16 V++ DX | |
| *Device performance features NOT | D_D6 | |
| supported *by this model: *Harmonic distortion effects, | R_R8 V VG 3.7304227e9 | |
| *Output current limiting (current will limit at | C_C1 VG V++ 6.6667E-11 | |
| *40mA), *Disable operation (if any), | C_C2 V VG 6.6667E-11 | |
| *Thermal effects and/or over temperature | *Mid supply Ref | |
| *parameter variation, | E_E2 V++ 0 V+ 0 1 | |
| *Limited performance variation vs. supply *voltage is modeled, | E_E3 V 0 V- 0 1 | |
| *Part to part performance variation due to | E_E4 VMID V V++ V 0.5 I_ISY V+ V- DC 0.85E-3 | |
| *normal process parameter spread, *Any performance difference arising from | * | |
| *different packaging, | *Common Mode Gain Stage with Zero | |
| *Load current reflected into the power supply | G_G5 V++ 19 5 VMID 1 G_G6 V 19 5 VMID 1 | |
| *current. | G G7 V++ VC 19 VMID 1 | |
| * source ISL28118_218 SPICEmodel * | G_G8 | |
| * Connections: +input | L_L1 18 V++ 3.18319E-09 | |
| * -input * -t/cupply | L_L2 20 V 3.18319E-09 | |
| * +Vsupply * -Vsupply | L_L3 21 V++ 3.18319E-09 L L4 22 V 3.18319E-09 | |
| * output | R_R9 19 18 1e-3 | |
| subckt ISL28118_218 Vin+ Vin-V+ V- VOUT | R_R10 20 19 1e-3 | |
| * source ISL28118_218_presubckt_0 * | R_R11 VC 21 1e-3 R_R12 22 VC 1e-3 | |
| *Voltage Noise | * | |
| E_En VIN+ 6 2 0 0.3 | *Pole Stage | |
| D_D13 | G_G9 V++ 23 VG VMID 1.2566e-3 | |
| D_D14 | G_G10 V 23 VG VMID 1.2566e-3 R_R13 23 V++ 795 7981 | |

23 V++ 795.7981

FIGURE 65. SPICE NET LIST

R_R13

V_V7

1 0 0.1

Characterization vs Simulation Results




FIGURE 66. CHARACTERIZED INPUT NOISE VOLTAGE




FIGURE 67. SIMULATED INPUT NOISE VOLTAGE




FIGURE 68. CHARACTERIZED OPEN-LOOP GAIN, PHASE vs FREOUENCY




FIGURE 69. SIMULATED OPEN-LOOP GAIN, PHASE vs FREQUENCY




FIGURE 70. CHARACTERIZED CLOSED-LOOP GAIN vs FREQUENCY




FIGURE 71. SIMULATED CLOSED-LOOP GAIN vs FREQUENCY

Characterization vs Simulation Results (Continued)




FIGURE 72. CHARACTERIZED GAIN vs FREQUENCY vs RL




FIGURE 73. SIMULATED GAIN vs FREQUENCY vs R_L




FIGURE 74. CHARACTERIZED CMRR vs FREQUENCY




FIGURE 75. SIMULATED CMRR vs FREQUENCY




FIGURE 76. CHARACTERIZED LARGE-SIGNAL 10V STEP RESPONSE




FIGURE 77. SIMULATED LARGE-SIGNAL 10V STEP RESPONSE

Characterization vs Simulation Results (Continued)




FIGURE 78. CHARACTERIZED SMALL-SIGNAL TRANSIENT RESPONSE




FIGURE 79. SIMULATED SMALL-SIGNAL TRANSIENT RESPONSE




FIGURE 80. SIMULATED OUTPUT VOLTAGE SWING

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
|-----------|----------|--|
| 3/31/2011 | FN7532.3 | Page 7: Electrical Spec Table for Supply Current/Amplifier Change from: 1.4µA Full Temp Max Change to: 1.4mA Full Temp Max Page 28: Updated POD M8.118 to current revision. Corrected lead width dimension in side view 1 from "0.25 0.036" to "0.25 - 0.36". |
| 5/9/2011 | FN7532.2 | Page 2: Added NC pin to Pin Descriptions table. Page 3: Added ISL28218EVAL1Z evaluation board to the Ordering Information table. Page 12: Added new Output Overhead Voltage plots (Figs. 31,32) Pages 19 through 24: Added SPICE model schematic, netlist, description and Figs. 66 through 80. |
| 11/12/10 | FN7532.1 | On page 1: Features Section, added Low input offset voltage and superb offset voltage temperature drift for ISL28118. Updated Intersil trademark statement (bottom of page) On page 3: Removed "coming soon" from ISL28118FBZ. Updated tape & reel note. On page 4: Change ISL28118 Theta JA value from 158 to 165. Added ISL28118 min/max specs to VOS (input offset voltage), TCVOS and min specs to CMRR. On page 5: Added AVOL MIN spec for ISL28118 in dB. Changed existing AVOL spec from V/mV to dB. Added VC max spec for ISL28118, IS Typ and Max spec for ISL28118. Changed TS from 18µs to 8.5µs. On page 6: Added Min Max VOS spec, TCVOS spec for ISL28118. Changed AVOL specs from V/mV to dB. On page 7: Changed Slew Rate TYP from ±1.2V/µs to ±1V/µs. Added for TS TYP spec = 4µs. Changed min/manote 8 to "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." Added Figures 7 & 8 On page 8: Added Figures 7 & 8 On page 10: Added Figures 15 & 16 for ISL28118. Figures 5 & 6 moved to page 8. On page 10: Added Figures 15 & 16 for ISL28118 On page 10: Added Figure 35 for ISL28118 On page 13: Added Figure 35 for ISL28118 On page 14: Figure 41 changed VS from ±5V to ±5V, Figure 42 added RL = 2k, Figure 43 added RL = 10k and corrected "HD+N" to "THD+N" On page 15: Figure 44 added RL = 2k, Figure 45 RL = 10k. On page 17: Added Figure 58 for ISL28118 On page 17: Figure 58 and 59, graph upper left corner changed VS = ±5V to VS = ±15V On page 17, Figure 58 and 59, graph upper left corner changed VS = ±5V to VS = ±15V On page 17, Figure 61, deleted VS = ±5V |
| 9/16/10 | FN7532.0 | Initial Release |

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28118, ISL28218.

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

intersil

For additional products, see www.intersil.com/product-tree


Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Package Outline Drawing

L8.3x3A 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 2/10









NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05


DETAIL "X"

- <u>4</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.

Package Outline Drawing

M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09







1.75 MAX

0.175 ± 0.075

SIDE VIEW "A





NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal $\pm\,0.05$
- Dimension does not include interlead flash or protrusions.
 Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.


Package Outline Drawing


M8.118


8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE


Rev 4, 7/11











TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.