inter_{sil}

Single, Dual, Quad General Purpose Micropower, RRIO Operational Amplifiers

ISL28114, ISL28214, ISL28414

The ISL28114, ISL28214, and ISL28414 are single, dual, and quad channel general purpose micropower, rail-to-rail input and output operational amplifiers with supply voltage range of 1.8V to 5.5V. Key features are a low supply current of 390µA maximum per channel at room temperature, a low bias current and a wide input voltage range, which enables the ISL28x14 devices to be excellent general purpose op-amps for a wide range of applications.

The ISL28114 is available in the SC70-5 and SOT23-5 packages, the ISL28214 is in the MSOP8, SO8 and SOT23-8 packages, and the ISL28414 is in the TSSOP14, SOIC14 packages. All devices operate over the extended temperature range of -40 °C to +125 °C.

Related Literature


- See <u>AN1519</u> for "ISL28213/14SOICEVAL2Z Evaluation Board User's Guide"
- See <u>AN1520</u> for "ISL28113/14SOT23EVAL1Z Evaluation Board User's Guide"
- See <u>AN1542</u> for "ISL28213/14MSOPEVAL2Z Evaluation Board User's Guide"
- See <u>AN1547</u> for "ISL28414TSSOPEVAL1Z Evaluation Board User's Guide"

Features

Low Current Consumption
Wide Supply Range
Gain Bandwidth Product5MHz
Input Bias Current
Operating Temperature Range40°C to +125°C
Packages
- ISL28114 (Single) SC70-5, SOT23-5
- ISL28214 (Dual) MSOP8, S08, S0T23-8
- ISL28414 (Quad) SOIC14, TSSOP14

Applications

- Power Supply Control/Regulation
- Process Control
- Signal Ban/Buffers
- Active Filters
- Current Shunt Sensing
- Trans-impedance Amp



SINGLE-SUPPLY, LOW-SIDE CURRENT SENSE AMPLIFIER

FIGURE 1. TYPICAL APPLICATION

Ordering Information


PART NUMBER (Note 4)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #				
ISL28114FEZ-T7 (Notes 1, 2)	BKA (Note 5)	5 Ld SC-70	P5.049				
ISL28114FEZ-T7A (Notes 1, 2)	BKA (Note 5)	5 Ld SC-70	P5.049				
ISL28114FHZ-T7 (Notes 1, 2)	BDBA (Note 5)	5 Ld SOT-23	P5.064A				
ISL28114FHZ-T7A (Notes 1, 2)	BDBA (Note 5)	5 Ld SOT-23	P5.064A				
ISL28214FUZ (Note 2)	8214Z	8 Ld MSOP	M8.118A				
ISL28214FUZ-T7 (Notes 1, 2)	8214Z	8 Ld MSOP	M8.118A				
ISL28214FBZ (Note 2)	28214 FBZ	8 Ld SOIC	M8.15E				
ISL28214FBZ-T7 (Notes 1, 2)	28214 FBZ	8 Ld SOIC	M8.15E				
ISL28214FBZ-T13 (Notes 1, 2)	28214 FBZ	8 Ld SOIC	M8.15E				
ISL28214FHZ-T7 (Notes 1, 3)	BELA (Note 5)	8 Ld SOT-23	P8.064				
ISL28214FHZ-T7A (Notes 1, 3)	BELA (Note 5)	8 Ld SOT-23	P8.064				
ISL28414FVZ (Note 2)	28414 FVZ	14 Ld TSSOP	MDP0044				
ISL28414FVZ-T7 (Notes 1, 2)	28414 FVZ	14 Ld TSSOP	MDP0044				
ISL28414FVZ-T13 (Notes 1, 2)	28414 FVZ	14 Ld TSSOP	MDP0044				
ISL28414FBZ (Note 2)	28414 FBZ	14 Ld SOIC	MDP0027				
ISL28414FBZ-T7 (Notes 1, 2)	28414 FBZ	14 Ld SOIC	MDP0027				
ISL28414FBZ-T13 (Notes 1, 2)	28414 FBZ	14 Ld SOIC	MDP0027				
ISL28114SOT23EVAL1Z	Evaluation Board						
ISL28214MSOPEVAL2Z	Evaluation Board						
ISL28214SOICEVAL2Z	Evaluation Board	Evaluation Board					
ISL28414TSSOPEVAL1Z	Evaluation Board						

NOTES:


1. Please refer to TB347 for details on reel specifications.

- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate-e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL28114</u>, <u>ISL28214</u>, <u>ISL28414</u>. For more information on MSL please see Tech Brief <u>TB363</u>.
- 5. The part marking is located on the bottom of the part.

Pin Configurations



Pin Configurations (Continued)



Pin Descriptions

			PIN NO.			
PIN NAME	5 Ld SC-70	5 Ld SOT-23	8 Ld MSOP, 8 Ld SOIC, 8 Ld SOT-23	14 Ld TSSOP, 14 LD SOIC	DESCRIPTION	
OUT OUT_A OUT_B OUT_C OUT_D	4	1	1 7	1 7 8 14	Output	V+ V+ OUT V- CIRCUIT 1
V _S -	2	2	4	11	Negative supply voltage	V+ CAPACITIVELY TRIGGERED ESD CLAMP V- CIRCUIT 2
IN+ IN+_A IN+_B IN+_C IN+_D	1	3	3 5	3 5 10 12	Positive Input	
IN- INA INB INC IND	3	4	2 6	2 6 9 13	Negative Input	
V _S +	5	5	8	4	Positive supply voltage	See "CIRCUIT 2"

Absolute Maximum Ratings $(T_A = +25 \degree C)$

Supply Voltage	6.5V
Supply Turn-on Voltage Slew Rate	1V/µs
Differential Input Current	20mA
Differential Input VoltageV 0.5	V to V ₊ + 0.5V
Input Voltage	V to V ₊ + 0.5V
ESD Rating	
Human Body Model	4000V
Machine Model (ISL28114, ISL28214)	350V
Machine Model (ISL28414).	400V
Charged Device Model	2000V

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C∕W)
5 Ld SC-70 (Notes 6, 7)	250	N/A
5 Ld SOT-23 (Notes 6, 7)	225	N/A
8 Ld MSOP (Notes 6, 7)	180	100
8 Ld SOIC Package (Notes 6, 7)	126	90
8 Ld SOT-23 Package (Notes 6, 7)	240	168
14 Ld TSSOP Package (Notes 6, 7)	120	40
14 Ld SOIC Package (Notes 6, 7)	90	50
Ambient Operating Temperature Range		0°C to +125°C
Storage Temperature Range	6	5°C to +150°C
Operating Junction Temperature		+125°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 7. For $\theta_{\text{JC}},$ the "case temp" location is taken at the package top center.

Electrical Specification the operating temperature	fications $V_S^+ = 5V$, $V_{S^-} = 0V$, R range, -40°C to +125°C, unless other	L = Open, $V_{CM} = V_S/2$, $T_A = +25$ °C, wise specified.	unless otherw	ise specifie	ed. Boldface li l	mits apply over	
					144		

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNIT
DC SPECIFICATIONS						
V _{OS}	Input Offset Voltage		-4	0.5	4	mV
		-40°C to +125°C	-5		5	mV
TCV _{OS}	Input Offset Voltage Temperature Coefficient	-40°C to +125°C		5		µV∕°C
I _{OS}	Input Offset Current			1	30	pА
IB	Input Bias Current	ISL28114	-20	3	20	рА
			-100		100	pА
		ISL28214, ISL28414	-20	3	20	pА
			-50		50	pА
Common Mode Input Voltage Range			- 0.1		5.1	V
CMRR	Common Mode Rejection Ratio	VCM = -0.1V to 5.1V		72		dB
		-40°C to +125°C		70		dB
PSRR	Power Supply Rejection Ratio	V _S = 1.8V to 5.5V		71		dB
		-40°C to +125°C		70		dB
V _{OH}	Output Voltage Swing, High	$R_L = 10k\Omega$	4.985	4.993		v
			4.98			V
V _{OL}	Output Voltage Swing, Low	$R_L = 10k\Omega$		13	15	mV
					20	mV
V+	Supply Voltage		1.8		5.5	v
I _S	Supply Current per Amplifier	R _L = OPEN		300	390	μΑ
					475	μΑ
I _{SC+}	Output Source Short Circuit Current	$R_L = 10\Omega$ to V-		-31		mA

ISL28114, ISL28214, ISL28414

Electrical Specifications $v_{S^+} = 5v$, $v_{S^-} = 0v$, $R_L = 0$ pen, $v_{CM} = v_S/2$, $T_A = +25$ °C, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNIT
I _{SC-}	Output Sink Short Circuit Current	$R_L = 10\Omega$ to V+		26		mA
AC SPECIFICATIONS				4		
GBWP	Gain Bandwidth Product	$\label{eq:VS} \begin{split} &V_S=\pm 2.5V\\ &A_V=100,R_F=100k\Omega,\\ &R_G=1k\Omega,R_L=10k\Omega \text{ to }V_{CM} \end{split}$		5		MHz
e _N V _{P-P}	Peak-to-Peak Input Noise Voltage	V _S = ±2.5V f = 0.1Hz to 10Hz		12		μV _{P-P}
e _N	Input Noise Voltage Density	V _S = ±2.5V f = 1kHz		40		nV/√(Hz)
İN	Input Noise Current Density	$V_{S} = \pm 2.5V$ f = 1kHz		8		fA∕√(Hz)
Z _{IN}	Input Impedance			10 ¹²		Ω
C _{in}	Differential Input Capacitance	$V_{S} = \pm 2.5 V$		1.0		pF
	Common Mode Input Capacitance	f = 1MHz		1.3		pF
TRANSIENT RESPON	SE					
SR	Slew Rate	V _{OUT} = 0.5V to 4.5V		2.5		V/µs
t _r , t _f , Small Signal	Rise Time, t _r 10% to 90%	V _S = ±2.5V		37		ns
	Fall Time, t _f 10% to 90%			42		ns
t _s	Settling Time to 0.1%, 4V _{P-P} Step	$\label{eq:VS} \begin{array}{l} V_S=\pm2.5V\\ A_V=\pm1,R_F=0\Omega,R_L=10k\Omega,\\ C_L=1.2pF \end{array}$		5.6		μs

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

ISL28114, ISL28214, ISL28414

Typical Performance Curves $v_{s} = \pm 2.5V$, $V_{CM} = 0V$, $R_{L} = Open$, unless otherwise specified.







FIGURE 2. INPUT BIAS CURRENT vs TEMPERATURE












FIGURE 6. CMRR vs FREQUENCY (SIMULATED DATA)







Typical Performance Curves $v_s = \pm 2.5V$, $V_{CM} = 0V$, $R_L = Open$, unless otherwise specified. (Continued)







FIGURE 8. FREQUENCY RESPONSE vs CLOSED LOOP GAIN












FIGURE 13. CROSSTALK, V_S = ±2.5V




FIGURE 12. GAIN vs FREQUENCY vs SUPPLY VOLTAGE

Typical Performance Curves $v_{s} = \pm 2.5V$, $V_{CM} = 0V$, $R_{L} = Open$, unless otherwise specified. (Continued)







FIGURE 14. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 2.5V$












FIGURE 17. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 0.9V, \pm 2.5V$




FIGURE 18. % OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 2.5V$

Applications Information

Functional Description

The ISL28114, ISL28214 and ISL28414 are single dual and quad, CMOS rail-to-rail input, output (RRIO) micropower operational amplifiers. They are designed to operate from single supply (1.8V to 5.5V) or dual supply (\pm 0.9V to \pm 2.75V). The parts have an input common mode range that extends 100mV above and below the power supply voltage rails. The output stage can swing to within 15mV of the supply rails with a 10k Ω load.

Input ESD Diode Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 19).




FIGURE 19. INPUT ESD DIODE CURRENT LIMITING

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28114, ISL28214 and ISL28414 are immune to output phase reversal, even when the input voltage is 1V beyond the supplies.

Unused Channels

If the application requires less than all amplifiers one channel, the user must configure the unused channel(s) to prevent it from oscillating. The unused channel(s) will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the inverting input and ground the positive input (as shown in Figure 20).



Power Dissipation

It is possible to exceed the +125 °C maximum junction temperatures under certain load, power supply conditions and ambient temperature conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$\mathbf{T}_{\mathsf{JMAX}} = \mathbf{T}_{\mathsf{MAX}} + \boldsymbol{\theta}_{\mathsf{JA}} \mathbf{X} \mathbf{P} \mathbf{D}_{\mathsf{MAXTOTAL}}$$
(EQ. 1)

where:

- + $P_{DMAXTOTAL}$ is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)

where:

- T_{MAX} = Maximum ambient temperature
- + θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{aMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

ISL28114, ISL28214 and ISL28414 SPICE Model

Figure 21 shows the SPICE model schematic and Figure 22 shows the net list for the SPICE model. The model is a simplified version of the actual device and simulates important AC and DC parameters. AC parameters incorporated into the model are: 1/fand flatband noise, Slew Rate, CMRR, Gain and Phase. The DC parameters are IOS, total supply current and output voltage swing. The model uses typical parameters given in the "Electrical Specifications" Table beginning on page 4. The AVOL is adjusted for 90dB with the dominate pole at 125Hz. The CMRR is set 72dB, f = 80kHz). The input stage models the actual device to present an accurate AC representation. The model is configured for ambient temperature of +25°C.

Figures 23 through 30 show the characterization vs simulation results for the Noise Voltage, Closed Loop Gain vs Frequency, Large Signal 5V Step Response and CMRR and Open Loop Gain Phase.

FIGURE 20. PREVENTING OSCILLATIONS IN UNUSED CHANNELS


LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.

The Licensee may not sell, loan, rent, or license the macromodel, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macromodel to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."

In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.



ISL28114, ISL28214, ISL28414

FIGURE 21. SPICE SCHEMATIC

11 intersil

*ISL28114 Macromodel - covers following *products

- *ISL28114
- *ISL28214
- *ISL28414

*Revision History:

*Revision C, LaFontaine October 20th 2011 *Model for Noise to match measured part, * guiescent supply currents,

*CMRR 72dB

*fcm=100kHz, AVOL 90dB f=125Hz, SR = *2.5V/us, GBWP 5MHz, 2nd pole 10Mhz output voltage clamp and short ckt current *limit.

*Copyright 2011 by Intersil Corporation *Refer to data sheet "LICENSE *STATEMENT" Use of this model indicates *your acceptance with the terms and *provisions in the License Statement.

*Intended use:

- *This Pspice Macromodel is intended to give *typical DC and AC performance
- *characteristics under a wide range of
- *external circuit configurations using
- *compatible simulation platforms such as *iSim PE.

*Device performance features supported by *this model:

- *Typical, room temp., nominal power supply *voltages used to produce the following *characteristics:
- *Open and closed loop I/O impedances
- *Open loop gain and phase
- *Closed loop bandwidth and frequency *response
- *Loading effects on closed loop frequency *response
- *Input noise terms including 1/f effects *Slew rate
- *Input and Output Headroom limits to I/O *voltage swing
- *Supply current at nominal specified supply *voltages

- *Device performance features NOT
- *supported by this model
- *Harmonic distortion effects
- *Disable operation (if any)
- *Thermal effects and/or over temperature *parameter variation
- *Limited performance variation vs. supply
- *voltage is modeled
- *Part to part performance variation due to
- *normal process parameter spread *Any performance difference arising from
- *different packaging
- * source
- * Connections: +input



.subckt ISL28114 Vin+ Vin- V+ V- VOUT

source ISL28114_DS rev2

*Voltage Noise E_En VIN+ EN 28 0 1 D D13 29 28 DN V_V9 29 0 0.425 R_R21 28 0 30

*Input Stage M_M14 3 1 5 5 NCHANNELMOSFET M M15 4 VIN- 6 6 NCHANNELMOSFET M_M16 11 VIN- 9 9 PMOSISIL M M17 12 1 10 10 PMOSISIL I I1 7 V-- DC 5e-3 I_I2 V++ 8 DC 5e-3 I_IOS VIN- 1 DC 25e-12 G G1A V++ 14 4 3 351 G_G2A V-- 14 11 12 351 V_V1 V++ 2 1e-6 V V2 13 V-- 1e-6 R_R1 3 2 4.0004 R_R2 4 2 4.0004 R R35710 R_R47610 R_R59810 R_R6 8 10 10 R R7 13 11 4 R_R8 13 12 4 R RA1 14 V++ 1 R RA2 V-- 14 1 C_CinDif VIN- EN 1.02E-12 C_Cin1 V-- EN 1.26e-12 C_Cin2 V-- VIN- 1.26e-12 *1st Gain Stage G_G1 V++ 16 15 VMID 334.753e-3 G_G2 V-- 16 15 VMID 334.753e-3 V_V3 17 16 .61 V V4 16 18 .61 D_D1 15 VMID DX D D2 VMID 15 DX D_D3 17 V++ DX D_D4 V-- 18 DX R_R9 15 14 100 R R10 15 VMID 1e9 R_R11 16 V++ 1 R_R12 V-- 16 1 *2nd Gain Stage G_G3 V++ VG 16 VMID 24.893e-3 G_G4 V-- VG 16 VMID 24.893e-3 V_V5 19 VG .604 V_V6 VG 20 .604 D_D5 19 V++ DX D D6 V-- 20 DX R_R13 VG V++ 636.658e3 R_R14 V-- VG 636.658e3 C_C2 VG V++ 2E-09 C_C3 V-- VG 2E-09 *Mid supply Ref

E_E4 VMID V-- V++ V-- 0.5 E_E2 V++ 0 V+ 0 1 E_E3 V-- 0 V- 0 1 I_ISY V+ V- DC 300e-6 *Common Mode Gain Stage with Zero G G5 V++ VC VCM VMID 2.5118E-8 G_G6 V-- VC VCM VMID 2.5118E-8 E_EOS 1 EN VC VMID 1e-3

FIGURE 22. SPICE NET LIST

R R15 VC 21 10e3 R R16 22 VC 10e3 R_R22 EN VCM 5e11 R R23 VCM VIN- 5e11 L_L1 21 V++ 15.9159e-3 L_L2 22 V-- 15.9159e-3 *Pole Stage G_G7 V++ 23 VG VMID 6.283e-4 G G8 V-- 23 VG VMID 6.283e-4 R_R17 23 V++ 1591.596 R R18 V-- 23 1591.596 C C4 23 V++ 10e-12 C_C5 V-- 23 10e-12 *Output Stage with Correction Current Sources G G9 26 V-- VOUT 23 0.02 G_G10 27 V-- 23 VOUT 0.02 G_G11 VOUT V++ V++ 23 0.02 G_G12 V-- VOUT 23 V-- 0.02 V V7 24 VOUT .08 V_V8 VOUT 25 .08 D_D7 23 24 DX D D8 25 23 DX D D9 V++ 26 DX D_D10 V++ 27 DX D D11 V-- 26 DY D D12 V-- 27 DY R_R19 VOUT V++ 50 R R20 V-- VOUT 50 .model pmosisil pmos (kp=16e-3 vto=-0.6) .model NCHANNELMOSFET nmos (kp=3e-3 vto=0.6) .model DN D(KF=6.69e-9 AF=1) .MODEL DX D(IS=1E-12 Rs=0.1) .MODEL DY D(IS=1E-15 BV=50 Rs=1) .ends ISL28114

Characterization vs Simulation Results




FIGURE 23. CHARACTERIZED INPUT NOISE VOLTAGE




FIGURE 24. SIMULATED INPUT NOISE VOLTAGE




FIGURE 25. CHARACTERIZED CLOSED LOOP GAIN vs FREQUENCY





FIGURE 27. CHARACTERIZED LARGE SIGNAL TRANSIENT RESPONSE vs RL, VS = $\pm 0.9V$, $\pm 2.5V$








FIGURE 28. SIMULATED LARGE SIGNAL TRANSIENT RESPONSE vs $R_L,\, V_S$ = ±0.9V, ±2.5V

Characterization vs Simulation Results (Continued)






FIGURE 29. SIMULATED (DESIGN) OPEN-LOOP GAIN, PHASE vs FREQUENCY









FIGURE 31. SIMULATED (DESIGN) CMRR



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to Web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
October 26, 2012	FN6800.8	Added SOT23-8 package on page 1 to description and features. Ordering Information on page 2 - Added ISL28214FHZ parts and Note 5 reference. Added Lead Finish Note to Ordering information for 8 LD SOT-23 parts. Thermal Information on page 4 - Added 8 LD SOT-23 package with Tja and Tjc Added P8.064 POD on page 23.
April 13, 2012	FN6800.7	Changed the low supply current in "Features" and description on page 1 from 360μ A to 390μ A. Removed ISL28114FEV12-T7 Coming Soon parts from "Ordering Information" on page 2. Removed applicable pinout from page 2. On page 4, changed MIN/MAX limits for "VOS" at 25° C from $-5/5$ mV to $-4/4$ mV. On page 4, changed MIN/MAX limits for "VOS" at -40° C to 125° C from $-6/6$ mV to $-5/5$ mV. On page 4, changed MIN/MAX limits for "VOS" at -40° C to 5μ V/°C. On page 4, changed "TCVOS" TYP from 2μ V/°C to 5μ V/°C. On page 4, changed MAX limit for "I _S " MAX at 25° C from 360μ A to 390μ A. On page 4, changed MAX limit for "I _S " MAX at -40° C to 125° C from 400μ A to 475μ A. Revised Figure 8, "FREQUENCY RESPONSE vs CLOSED LOOP GAIN," on page 7. Revised Figure 11, "GAIN vs FREQUENCY vs C _L ," on page 7. Revised Figure 18, "% OVERSHOOT vs LOAD CAPACITANCE, VS = ± 2.5 V," on page 8.
January 3, 2012	FN6800.6	Revised "SPICE SCHEMATIC" on page 11 and "SPICE NET LIST" on page 12.
May 18, 2011	FN6800.5	 On page 3, Pin Descriptions: Circuit 3 diagram, removed anti-parallel diodes from the IN+ to IN-terminals. On page 4, Absolute Maximum Ratings: changed Differential Input Voltage from "0.5V" to "V0.5V to V+ + 0.5V" On page 4, updated CMRR and PSRR parameters in Electrical Specifications table with test condition specifying -40 °C to 125 °C typical parameter. On page 5, updated Note 8, referenced in MIN and MAX column headings of Electrical Specifications table, from "Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested." to new standard "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." On page 9, under "Input ESD Diode Protection," removed "They also contain back to-back diodes across the input terminals." Removed "Although the amplifier is fully protected, high input slew rates that exceed the amplifier slew rate (±2.5V/µs) may cause output distortion." On page 11 replaced SPICE schematic (Figure 21) On page 12 replaced SPICE Netlist (Figure 22) On page 14 replaced Figure 32
September 23, 2010	FN6800.4	Added new SC70 pinout package extension as follows: Added to Related Literature on page 1 "See AN1547 for "ISL28414TSSOPEVAL1Z Evaluation Board User's Guide". Added to ordering information ISL28114FEV1Z-T7 and ISL28114FEV1Z-T7A and Evaluation boards. Added to Pin Configurations new pinout for ISL28114FEV1Z. Added in Pin Descriptions ISL28114FEV1Z SC70 pin description column.
July 28, 2010		Changed Note 7 on page page 4 from "For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside." to "For θ_{JC} , the "case temp" location is taken at the package top center."
May 13, 2010		Added "Related Literature" on page 1. Changed package outline drawing from MDP0038 to P5.064A on page 2 and page 18. MDP0038 package contained 2 packages for both the 5 and 6 Ld SOT-23. MDP0038 was obsoleted and the packages were separated and made into 2 separate package outline drawings; P5.064A and P6.064A. Changes to the 5 Ld SOT-23 were to move dimensions from table onto drawing, add land pattern and add JEDEC reference number. Added Note 5 to "Ordering Information" on page 2.
December 16, 2009	FN6800.3	Removed "Coming Soon" from MSOP package options in the "Ordering Information" on page 2. Updated the Theta JA for the MSOP package option from 170°C/W to 180°C/W on page 4.

Revision History (Continued)

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to Web to make sure you have the latest Rev. (Continued)

DATE	REVISION	CHANGE
November 17, 2009	FN6800.2	Removed "Coming Soon" from SC70 and SOT-23 package options in the "Ordering Information" on page 2.
November 12, 2009	FN6800.1	Changed theta Ja to 250 from 300. Added license statement (page 10) and reference in spice model (page 12).
October 23, 2009	FN6800.0	Initial Release

About Intersil


Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the fastest growing markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil or to find out how to become a member of our winning team, visit our website and career page at <u>www.intersil.com</u>.


For a complete listing of Applications, Related Documentation and Related Parts, please see the respective product information page. Also, please check the product information page to ensure that you have the most updated datasheet: <u>ISL28114</u>, <u>ISL28214</u>, <u>ISL28414</u>, <u></u>


To report errors or suggestions for this datasheet, please go to: <u>www.intersil.com/askourstaff</u>

Reliability reports are available from our website at: http://rel.intersil.com/reports/search.php


Small Outline Transistor Plastic Packages (SC70-5)








BASE METAL





TYPICAL RECOMMENDED LAND PATTERN

P5.049

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INC	HES	MILLIN	METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.031	0.043	0.80	1.10	-
A1	0.000	0.004	0.00	0.10	-
A2	0.031	0.039	0.80	1.00	-
b	0.006	0.012	0.15	0.30	-
b1	0.006	0.010	0.15	0.25	
с	0.003	0.009	0.08	0.22	6
c1	0.003	0.009	0.08	0.20	6
D	0.073	0.085	1.85	2.15	3
Е	0.071	0.094	1.80	2.40	-
E1	0.045	0.053	1.15	1.35	3
е	0.025	6 Ref	0.65 Ref		-
e1	0.051	2 Ref	1.30 Ref		-
L	0.010	0.018	0.26	0.46	4
L1	0.017	7 Ref.	0.42	0 Ref.	-
L2	0.006	5 BSC	0.15	BSC	
α	0 ⁰	8 ⁰	00	8 ⁰	-
Ν	5		5		5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.15	0.25	

NOTES:


1. Dimensioning and tolerances per ASME Y14.5M-1994.

- 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.


Package Outline Drawing


P5.064A

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10





TOP VIEW





TYPICAL RECOMMENDED LAND PATTERN





DETAIL "X"


NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


Package Outline Drawing


M8.118A


8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09




TOP VIEW







SIDE VIEW 1




NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP 8L.


Package Outline Drawing


M8.15E


8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09



Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL- 24)	SO28 (SOL- 28)	TOLERANCE	NOTES
А	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
с	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	± 0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:


1. Plastic or metal protrusions of 0.006" maximum per side are not included.


2. Plastic interlead protrusions of 0.010" maximum per side are not included.


3. Dimensions "D" and "E1" are measured at Datum Plane "H".


4. Dimensioning and tolerancing per ASME Y14.5M-1994

Thin Shrink Small Outline Package Family (TSSOP)









MDP0044


THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

		TOLER-					
SYMBOL	14 LD	16 LD	20 LD	24 LD	28 LD	ANCE	
А	1.20	1.20	1.20	1.20	1.20	Max	
A1	0.10	0.10	0.10	0.10	0.10	±0.05	
A2	0.90	0.90	0.90	0.90	0.90	±0.05	
b	0.25	0.25	0.25	0.25	0.25	+0.05/-0.06	
с	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06	
D	5.00	5.00	6.50	7.80	9.70	±0.10	
Е	6.40	6.40	6.40	6.40	6.40	Basic	
E1	4.40	4.40	4.40	4.40	4.40	±0.10	
e	0.65	0.65	0.65	0.65	0.65	Basic	
L	0.60	0.60	0.60	0.60	0.60	±0.15	
L1	1.00	1.00	1.00	1.00	1.00	Reference	
	1	1	1	1	1	Rev. F 2/0	

NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side.
- 3. Dimensions "D" and "E1" are measured at dAtum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

Small Outline Transistor Plastic Packages (SOT23-8)



SEATING PLANE

С

4X θ1

VIEW C

P8.064

8 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

MIN 0.036 0.000 0.036 0.009 0.009 0.003 0.003	MAX 0.057 0.0059 0.051 0.015 0.013 0.009	MIN 0.90 0.00 0.90 0.22 0.22	MAX 1.45 0.15 1.30 0.38 0.33	NOTES - - - - - - - - - -
0.000 0.036 0.009 0.009 0.003	0.0059 0.051 0.015 0.013	0.00 0.90 0.22	0.15 1.30 0.38	
0.036 0.009 0.009 0.003	0.051 0.015 0.013	0.90 0.22	1.30 0.38	-
0.009 0.009 0.003	0.015 0.013	0.22	0.38	-
0.009 0.003	0.013			-
0.003		0.22	0.33	
	0.009		0.55	
0.003	0.007	0.08	0.22	6
0.005	0.008	0.08	0.20	6
0.111	0.118	2.80	3.00	3
0.103	0.118	2.60	3.00	-
0.060	0.067	1.50	1.70	3
0.025	6 Ref	0.65	-	
0.076	8 Ref	1.95	-	
0.014	0.022	0.35	0.55	4
0.024	Ref.	0.60		
0.010	Ref.	0.25		
8	3	8	5	
0.004	-	0.10	-	
0.004	0.010	0.10	0.25	
0 ⁰	8 ⁰	00	8 ⁰	-
	0.060 0.025 0.076 0.014 0.024 0.010 8 0.004 0.004	0.060 0.067 0.0256 Ref 0.0767 0.014 0.022 0.024 Ref. 0.010 0.010 Ref. 0.010	0.060 0.067 1.50 0.0256 Ref 0.65 0.0768 Ref 1.95 0.014 0.022 0.35 0.024 Ref. 0.60 0.010 Ref. 0.25 0.010 Ref. 0.25 0.004 - 0.10 0.004 0.010 0.10	0.060 0.067 1.50 1.70 $0.025 \in \text{Ref}$ $0.65 \times \text{Ref}$ $0.035 \times \text{Ref}$ 0.014 0.022 0.35 0.55 $0.02 \times \text{Ref}$ $0.60 \times \text{Ref}$ $0.65 \times \text{Ref}$ 0.014 0.022 0.35 0.55 $0.02 \times \text{Ref}$ $0.60 \times \text{Ref}$ $0.25 \times \text{Ref}$ $0.010 \times \text{Ref}$ $0.100 \times \text{Ref}$ $0.100 \times \text{Ref}$ 0.004 0.010 0.10 $-$

NOTES:

1. Dimensioning and tolerance per ASME Y14.5M-1994.

- 2. Package conforms to EIAJ SC-74 and JEDEC MO178BA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

For additional products, see <u>www.intersil.com/product_tree</u>

GAUGE PLANE

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com