

### **250MHz Differential Twisted-Pair Driver**

### **EL5176**

The EL5176 is a high bandwidth amplifier with an output in differential form. It is primarily targeted for applications such as driving twisted-pair lines or any application where common mode injection is likely to occur. The input signal can be in either single-ended or differential form but the output is always in differential form.

On the EL5176, two feedback inputs provide the user with the ability to set the device gain (stable at minimum gain of one).

The output common mode level is set by the reference pin (REF), which has a -3dB bandwidth of over 50MHz. Generally, this pin is grounded but it can be tied to any voltage reference.

Both outputs (OUT+, OUT-) are short-circuit protected to withstand temporary overload condition.

The EL5176 is available in the 10 Ld MSOP package and is specified for operation over the full -40  $^{\circ}$ C to +85  $^{\circ}$ C temperature range.

See also EL5171 (EL5176 in 8 Ld MSOP).


### **Features**

- · Fully differential inputs, outputs, and feedback
- · 250MHz 3dB bandwidth
- 800V/µs slew rate
- · Low distortion at 20MHz
- Single 5V or dual ±5V supplies
- · 40mA maximum output current
- · Low power 8mA typical supply current
- Pb-free (RoHS compliant)

### **Applications**

- · Twisted-pair drivers
- · Differential line drivers
- · VGA over twisted-pair
- · ADSL/HDSL drivers
- · Single-ended to differential amplification
- Transmission of analog signals in a noisy environment

### **Pin Configuration**



# **Pin Descriptions**

PIN NUMBER	PIN NAME	PIN DESCRIPTION	
1	FBP	Non-inverting feedback input; resistor R <sub>F1</sub> must be connected from this pin to V <sub>OUT</sub>	
2	IN+	Non-inverting input	
3	REF	Output common-mode control; the common-mode voltage of V <sub>OUT</sub> will follow the voltage on this pin	
4	IN-	( input	
5	FBN	ting feedback input; resistor R <sub>F2</sub> must be connected from this pin to V <sub>OUT</sub>	
6	OUT-	Inverting output	
7	EN	Enabled when this pin is floating or the applied voltage $\leq$ V <sub>S</sub> + -1.5	
8	VS+	Positive supply	
9	VS-	gative supply	
10	OUT+	Non-inverting output	

# **Ordering Information**

PART NUMBER	PART	PACKAGE	PKG.
(Notes 1, 2, 3)	MARKING	(Pb-free)	DWG. #
EL5176IYZ	BAAAC	10 Ld MSOP (3.0mm)	

#### NOTES:

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>EL5176</u>. For more information on MSL please see tech brief <u>TB363</u>.

### **Absolute Maximum Ratings** (T<sub>A</sub> = +25°C)

#### 

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circ}C/W)$	θ <sub>JC</sub> (°C/W)
10 Ld MSOP (Note 4)	150	N/A
Operating Junction Temperature		+135°C
Ambient Operating Temperature		40°C to +85°C
Storage Temperature Range	6	5°C to +150°C
Power Dissipation		See Curves
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE:

4. θ<sub>IA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

# **Electrical Specifications** $V_S+=+5V$ , $V_{S^-}=-5V$ , $T_A=+25\,^{\circ}C$ , $V_{IN}=0V$ , $R_{LD}=1k\Omega$ , $R_F=0$ , $R_G=0$ PEN, $C_{LD}=2.7$ pF, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
AC PERFORMAI	NCE	1				
BW	-3dB Bandwidth	A <sub>V</sub> = 1, C <sub>LD</sub> = 2.7pF		250		MHz
		$A_V = 2$ , $R_F = 500$ , $C_{LD} = 2.7pF$		60		MHz
		$A_V = 10, R_F = 500, C_{LD} = 2.7pF$		10		MHz
BW	±0.1dB Bandwidth	A <sub>V</sub> = 1, C <sub>LD</sub> = 2.7pF		50		MHz
SR	Slew Rate - Rise	V <sub>OUT</sub> = 3V <sub>P-P</sub> , 20% to 80%	600	800	1000	V/µs
	Slew Rate - Fall	V <sub>OUT</sub> = 3V <sub>P-P</sub> , 20% to 80%	540	700	1000	V/µs
t <sub>STL</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 2V <sub>P-P</sub>		10		ns
tovr	Output Overdrive Recovery Time			20		ns
GBWP	Gain Bandwidth Product			100		MHz
V <sub>REF</sub> BW (-3dB)	V <sub>REF</sub> -3dB Bandwidth	A <sub>V</sub> =1, C <sub>LD</sub> = 2.7pF		50		MHz
V <sub>REF</sub> SR+	V <sub>REF</sub> Slew Rate - Rise	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		90		V/µs
V <sub>REF</sub> SR-	V <sub>REF</sub> Slew Rate - Fall	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		50		V/µs
V <sub>N</sub>	Input Voltage Noise	at 10kHz		26		nV/√Hz
I <sub>N</sub>	Input Current Noise	at 10kHz		2		pA/√Hz
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		-94		dBc
		V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		-94		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		-77		dBc
		V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		-75		dBc
dG	Differential Gain at 3.58MHz	R <sub>L</sub> = 300Ω, A <sub>V</sub> = 2		0.1		%
dθ	Differential Phase at 3.58MHz	$R_L = 300\Omega, A_V = 2$		0.5		o
INPUT CHARAC	TERISTICS				- 1	
V <sub>OS</sub>	Input Referred Offset Voltage			±1.5	±25	m۷
I <sub>IN</sub>	Input Bias Current (V <sub>IN</sub> +, V <sub>IN</sub> -)		-14	-6	-3	μΑ
I <sub>REF</sub>	Input Bias Current (V <sub>REF</sub> )		0.5	1.3	4	μΑ
R <sub>IN</sub>	Differential Input Resistance			300		kΩ
C <sub>IN</sub>	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2.1	±2.3	±2.5	٧

### **EL5176**


**Electrical Specifications**  $V_S+=+5V$ ,  $V_{S^-}=-5V$ ,  $T_A=+25\,^{\circ}$ C,  $V_{IN}=0V$ ,  $R_{LD}=1$ k $\Omega$ ,  $R_F=0$ ,  $R_G=0$ PEN,  $C_{LD}=2.7$ pF, Unless Otherwise Specified. **(Continued)** 

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
CMIR+	Common Mode Positive Input Range at V <sub>IN</sub> +, V <sub>IN</sub> -		3.1	3.4		٧
CMIR-	Common Mode Negative Input Range at V <sub>IN</sub> +, V <sub>IN</sub> -			-4.5	-4.2	٧
V <sub>REFIN</sub> +	Positive Reference Input Voltage Range	$V_{IN} + = V_{IN^-} = 0V$	3.5	3.8		٧
V <sub>REFIN</sub> -	Negative Reference Input Voltage Range	$V_{IN}$ + = $V_{IN}$ - = $0V$		-3.3	-3	٧
V <sub>REFOS</sub>	Output Offset Relative to V <sub>REF</sub>			±60	±100	m۷
CMRR	Input Common Mode Rejection Ratio	V <sub>IN</sub> = ±2.5V	65	82		dB
Gain	Gain Accuracy	V <sub>IN</sub> = 1	0.981	0.996	1.011	٧
OUTPUT CHARA	CTERISTICS		1		1	
V <sub>OUT</sub>	Positive Output Swing	$R_L = 500\Omega$ to GND	3.6	3.9		٧
	Negative Output Swing			-3.8	-3.5	٧
I <sub>OUT</sub> (Max)	Maximum Source Output Current	$R_{L} = 10\Omega,$ $V_{IN} + = 1.1V,$ $V_{IN} - = -1.1V,$ $V_{REF} = 0$	35	50		mA
	Maximum Sink Output Current			-40	-30	mA
R <sub>OUT</sub>	Output Impedance			130		mΩ
SUPPLY			1		1	
V <sub>SUPPLY</sub>	Supply Operating Range	V <sub>S</sub> + to V <sub>S</sub> -	4.75		11	٧
I <sub>S(ON)</sub>	Power Supply Current - Per Channel		6.8	7.5	8.2	mA
I <sub>S(OFF)</sub> +	Positive Power Supply Current - Disabled	EN pin tied to 4.8V		80	120	μΑ
I <sub>S(OFF)</sub> -	Negative Power Supply Current - Disabled		-200	-120		μΑ
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> from ±4.5V to ±5.5V	70	84		dB
ENABLE			1		1	
t <sub>EN</sub>	Enable Time			215		ns
t <sub>DS</sub>	Disable Time			0.95		μs
V <sub>IH</sub>	EN Pin Voltage for Power-Up				V <sub>S</sub> + -1.5	٧
V <sub>IL</sub>	EN Pin Voltage for Shutdown		V <sub>S</sub> + -0.5			٧
I <sub>IH-EN</sub>	EN Pin Input Current High	At V <sub>EN</sub> = 5V		40	60	μΑ
I <sub>IL-EN</sub>	EN Pin Input Current Low	At V <sub>EN</sub> = 0V	-6	-2.5		μΑ

#### NOTE:

<sup>5.</sup> Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## **Connection Diagram**



### **Typical Performance Curves**




FIGURE 1. FREQUENCY RESPONSE




FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS GAIN




FIGURE 3. FREQUENCY RESPONSE vs  $\mathbf{R}_{\mathsf{LD}}$ 




FIGURE 4. FREQUENCY RESPONSE vs  $C_{LD}$ 

### Typical Performance Curves (Continued)




FIGURE 5. FREQUENCY RESPONSE




FIGURE 6. FREQUENCY RESPONSE vs R<sub>LD</sub>




FIGURE 7. FREQUENCY RESPONSE - VREF




FIGURE 8. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 9. PSRR vs FREQUENCY




FIGURE 10. CMRR vs FREQUENCY

### Typical Performance Curves (Continued)




FIGURE 11. VOLTAGE AND CURRENT NOISE vs FREQUENCY




FIGURE 13. HARMONIC DISTORTION VS DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 15. HARMONIC DISTORTION vs R<sub>LD</sub>




FIGURE 12. HARMONIC DISTORTION VS DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 14. HARMONIC DISTORTION vs R<sub>LD</sub>




FIGURE 16. HARMONIC DISTORTION vs FREQUENCY

# Typical Performance Curves (Continued)




FIGURE 17. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 18. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 19. ENABLED RESPONSE




FIGURE 20. DISABLED RESPONSE




FIGURE 21. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE





FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

### **Simplified Schematic**



# **Description of Operation and Application Information**

### **Product Description**

The EL5176 is a wide bandwidth, low power and single/differential ended to differential output amplifier. It can be used as single/differential ended to differential converter. The EL5176 is internally compensated for closed loop gain of +1 or greater. Connected in gain of 1 and driving a 1k $\Omega$  differential load, the EL5176 has a -3dB bandwidth of 250MHz. Driving a  $200\Omega$  differential load at gain of 2, the bandwidth is about 30MHz. The EL5176 is available with a power-down feature to reduce the power while the amplifier is disabled.

### **Input, Output, and Supply Voltage Range**

The EL5176 has been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifier has an input common mode voltage range from -4.5V to 3.4V for  $\pm$ 5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.8V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal to become distorted.

The output of the EL5176 can swing from -3.8V to +3.9V at  $1k\Omega$  differential load at  $\pm$ 5V supply. As the load resistance becomes lower, the output swing is reduced.


#### **Differential and Common Mode Gain Settings**

The voltage applied at REF pin can set the output common mode voltage and the gain is one. The differential gain is set by the  $\rm R_{F}$  and  $\rm R_{G}$  network.

The gain setting for EL5176 is expressed in Equation 1:

$$\begin{split} &V_{ODM} = (V_{IN} + -V_{IN}^{-}) \times \left(1 + \frac{2R_F}{R_G}\right) \\ &V_{OCM} = V_{REF} \\ &V_{ODM} = V_{IN}^{+} \times \left(1 + \frac{R_{F1}^{+} + R_{F2}^{-}}{R_G}\right) \end{split} \tag{EQ. 1}$$

Where:



# Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to the FBP pin and the OUT- pin to the FBN pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore,  $R_F$  has some maximum value that should not be exceeded for optimum performance. If a large value of  $R_F$  must be used, a small capacitor in the few Pico farad range in parallel with  $R_F$  can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5176 depends on the load and the feedback network.  $R_F$  and  $R_G$  appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently,  $R_F$  also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1,  $R_F$  = 0 is optimum. For the gains other than +1, optimum response is obtained with  $R_F$  between 500 $\Omega$  to  $1k\Omega$ .

The EL5176 has a gain bandwidth product of 100MHz for  $R_{LD}$  = 1k $\Omega$ . For gains  $\geq$ 5, its bandwidth can be predicted by Equation 2:

$$Gain \times BW = 100MHz$$
 (EQ. 2)

### **Driving Capacitive Loads and Cables**

The EL5176 can drive a 50pF differential capacitor in parallel with  $1 k\Omega$  differential load with less than 5dB of peaking at a gain of +1. If less peaking is desired in applications, a small series resistor (usually between  $5\Omega$  to  $50\Omega$ ) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor  $R_G$  can then be chosen to make up for any gain loss, which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

#### **Disable/Power-Down**

The EL5176 can be disabled and its outputs placed in a high impedance state. The turn-off time is about 0.95 $\mu s$  and the turn-on time is about 215ns. When disabled, the amplifier's supply current is reduced to 1.7 $\mu A$  for  $I_S+$  and 120 $\mu A$  for  $I_S-$  typically, thereby effectively eliminating the power consumption. The amplifier's power-down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to  $V_S+$  pin. Letting the  $\overline{EN}$  pin float or applying a signal that is less than 1.5V below  $V_S+$  will enable the amplifier. The amplifier will be disabled when the signal at the  $\overline{EN}$  pin is above  $V_S+$  - 0.5V.

#### **Output Drive Capability**

The EL5176 has internal short circuit protection. Its typical short circuit current is  $\pm 40$ mA for EL5176. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds  $\pm 40$ mA. This limit is set by the design of the internal metal interconnect.

#### **Power Dissipation**

With the high output drive capability of the EL5176, it is possible to exceed the +135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types

need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 3:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
 (EQ. 3)

#### Where:

- T<sub>JMAX</sub> = Maximum junction temperature
- TAMAX = Maximum ambient temperature
- $\theta_{IA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or as expressed in Equation 4:

$$PD = i \times \left(V_{STOT} \times I_{SMAX} + (V_{STOT} - \Delta V_{O}) \times \frac{\Delta V_{O}}{R_{LD}}\right)$$
 (EQ. 4)

Where

 $V_{STOT}$  = Total supply voltage =  $V_S$ + -  $V_S$ -

I<sub>SMAX</sub> = Maximum quiescent supply current per channel

 $\Delta V_0$  = Maximum differential output voltage of the application

R<sub>LD</sub> = Differential load resistance

I<sub>LOAD</sub> = Load current

i = Number of channels

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LD}$  to avoid the device overheat.

# Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the  $V_{S^-}$  pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from  $V_{S^+}$  to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the  $V_{S^-}$  pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire-wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.

### **Typical Applications**





FIGURE 24. TWISTED-PAIR CABLE RECEIVER



**FIGURE 25. TRANSMIT EQUALIZER** 

For additional products, see <a href="https://www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


### **Package Outline Drawing**


M10.118A (JEDEC MO-187-BA)


10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP)
Rev 0, 9/09











#### NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP10L.

TYPICAL RECOMMENDED LAND PATTERN