

Data Sheet June 6, 2006 FN3395.8

330MHz, Low Power, Current Feedback Video Operational Amplifier

The HFA1105 is a high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

This amplifier features an excellent combination of low power dissipation (58mW) and high performance. The slew rate, bandwidth, and low output impedance (0.08Ω) make this amplifier a good choice for driving Flash ADCs. Component and composite video systems also benefit from this op amp's excellent gain flatness, and good differential gain and phase specifications. The HFA1105 is ideal for interfacing to Intersil's line of video crosspoint switches (HA4201, HA4600, HA4314, HA4404, HA4344), to create high performance, low power switchers and routers.

The HFA1105 is a low power, high performance upgrade for the CLC406. For a comparable amplifier with output disable or output limiting functions, please see the data sheets for the HFA1145 and HFA1135 respectively.

For Military grade product, please refer to the HFA1145/883 data sheet.

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C) PACKAGE		PKG. DWG.#		
HFA1105IB	1105IB	-40 to 85 8 Ld SOIC		M8.15		
HFA1105IB96	1105IB	8 Ld SOIC Tape and Reel				
HFA1105IBZ (Note 1)	1105IBZ	-40 to 85 8 Ld SOIC (Pb-free)		M8.15		
HFA1105IBZ96 (Note 1)	1105IBZ	8 Ld SOIC Tape and Reel (Pb-free)				
HFA11XXEVAL (Note 2)	DIP Evaluation Board for High Speed Op Amps					

NOTES:

- Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- Requires a SOIC-to-DIP adapter. See "Evaluation Board" section inside.

Features

Low Supply Current
• High Input Impedance
Wide -3dB Bandwidth
Very Fast Slew Rate
Gain Flatness (to 75MHz) ±0.1dB
Differential Gain
Differential Phase


- Pin Compatible Upgrade for CLC406
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- · Flash A/D Drivers
- Video Switching and Routing
- · Professional Video Processing
- · Video Digitizing Boards/Systems
- Multimedia Systems
- RGB Preamps
- Medical Imaging
- Hand Held and Miniaturized RF Equipment
- Battery Powered Communications

Pinout

HFA1105 (SOIC) TOP VIEW



Absolute Maximum Ratings

Differential Input Voltage 8V Output Current (Note 3).....Short Circuit Protected 30mA Continuous $60mA \le 50\%$ Duty Cycle ESD Rating>600V

Thermal Information

Thermal Resistance (Typical, Note 4)	θ _{JA} (℃/W)
SOIC Package	165
Maximum Junction Temperature (Die)	
Maximum Junction Temperature (Plastic Package)	150℃
Maximum Storage Temperature Range6	5℃ to 150℃
Maximum Lead Temperature (Soldering 10s)	300℃
(Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 3. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100% duty cycle) output current must not exceed 30mA for maximum reliability.
- 4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications V_{SUPPLY} = ±5V, A_V = +1, R_F = 510W, R_L = 100W, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	(NOTE 5) TEST LEVEL	TEMP. (℃)	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS	•	-	1				
Input Offset Voltage		Α	25	-	2	5	mV
		Α	Full	-	3	8	mV
Average Input Offset Voltage Drift		В	Full	-	1	10	μV/℃
Input Offset Voltage	$\Delta V_{CM} = \pm 1.8V$	Α	25	47	50	-	dB
Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 1.8V$	Α	85	45	48	-	dB
	$\Delta V_{CM} = \pm 1.2V$	Α	-40	45	48	-	dB
Input Offset Voltage	$\Delta V_{PS} = \pm 1.8V$	Α	25	50	54	-	dB
Power Supply Rejection Ratio	$\Delta V_{PS} = \pm 1.8V$	Α	85	47	50	-	dB
	$\Delta V_{PS} = \pm 1.2V$	Α	-40	47	50	-	dB
Non-Inverting Input Bias Current		Α	25	-	6	15	μА
		Α	Full	-	10	25	μА
Non-Inverting Input Bias Current Drift		В	Full	-	5	60	nA/℃
Non-Inverting Input Bias Current Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8V$	Α	25	-	0.5	1	μA/V
	$\Delta V_{PS} = \pm 1.8 V$	Α	85	-	0.8	3	μA/V
	$\Delta V_{PS} = \pm 1.2V$	Α	-40	-	0.8	3	μA/V
Non-Inverting Input Resistance	$\Delta V_{CM} = \pm 1.8V$	Α	25	0.8	1.2	-	ΜΩ
	$\Delta V_{CM} = \pm 1.8V$	Α	85	0.5	0.8	-	ΜΩ
	$\Delta V_{CM} = \pm 1.2V$	Α	-40	0.5	0.8	-	ΜΩ
Inverting Input Bias Current		Α	25	-	2	7.5	μА
		Α	Full	-	5	15	μА
Inverting Input Bias Current Drift		В	Full	-	60	200	nA/℃
Inverting Input Bias Current	$\Delta V_{CM} = \pm 1.8 V$	Α	25	-	3	6	μA/V
Common-Mode Sensitivity	$\Delta V_{CM} = \pm 1.8 V$	Α	85	-	4	8	μA/V
	$\Delta V_{CM} = \pm 1.2 V$	Α	-40	-	4	8	μA/V
nverting Input Bias Current	$\Delta V_{PS} = \pm 1.8V$	Α	25	-	2	5	μA/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8V$	Α	85	-	4	8	μA/V
	$\Delta V_{PS} = \pm 1.2V$	Α	-40	-	4	8	μΑ/V

intersil FN3395.8 June 6, 2006

PARAMETER	TEST CONDITIONS	(NOTE 5) TEST LEVEL	TEMP. (℃)	MIN	TYP	MAX	UNITS
Inverting Input Resistance		С	25	-	60	-	Ω
Input Capacitance		С	25	-	1.6	-	pF
Input Voltage Common Mode Range		Α	25, 85	±1.8	±2.4	-	V
(Implied by V _{IO} CMRR, +R _{IN} , and -I _{BIAS} CMS Tests)		Α	-40	±1.2	±1.7	-	V
Input Noise Voltage Density (Note 8)	f = 100kHz	В	25	-	3.5	-	nV/√ Hz
Non-Inverting Input Noise Current Density (Note 8)	f = 100kHz	В	25	-	2.5	-	pA/√Hz
Inverting Input Noise Current Density (Note 8)	f = 100kHz	В	25	-	20	-	pA/√Hz
TRANSFER CHARACTERISTICS							
Open Loop Transimpedance Gain	A _V = -1	С	25	-	500	-	kΩ
AC CHARACTERISTICS $R_F = 510\Omega$, Unless Otherwis	se Specified						•
-3dB Bandwidth	$A_V = +1, +R_S = 510\Omega$	В	25	-	270	-	MHz
$(V_{OUT} = 0.2V_{P-P}, Note 8)$		В	Full	-	240	-	MHz
	$A_V = -1, R_F = 425\Omega$	В	25	-	300	-	MHz
	A _V = +2	В	25	-	330	-	MHz
		В	Full	-	260	-	MHz
	$A_V = +10, R_F = 180\Omega$	В	25	-	130	-	MHz
		В	Full	-	90	-	MHz
Full Power Bandwidth	$A_V = +1, +R_S = 510\Omega$	В	25	-	135	-	MHz
$(V_{OUT} = 5V_{P-P} \text{ at } A_V = +2/-1,$ $4V_{P-P} \text{ at } A_V = +1, \text{ Note } 8)$	A _V = -1	В	25	-	140	-	MHz
r-p v ,,	A _V = +2	В	25	-	115	-	MHz
Gain Flatness	To 25MHz	В	25	-	±0.03	-	dB
$(A_V = +2, V_{OUT} = 0.2V_{P-P}, Note 8)$		В	Full	-	±0.04	-	dB
	To 75MHz	В	25	-	±0.11	-	dB
		В	Full	-	±0.22	-	dB
Gain Flatness	To 25MHz	В	25	-	±0.03	-	dB
$(A_V = +1, +R_S = 510\Omega, V_{OUT} = 0.2V_{P-P}, Note 8)$	To 75MHz	В	25	-	±0.09	-	dB
Minimum Stable gain		Α	Full	-	1	-	V/V
OUTPUT CHARACTERISTICS $A_V = +2$, $R_F = 510\Omega$, U	Jnless Otherwise Specified	l					
Output Voltage Swing (Note 8)	$A_V = -1, R_L = 100\Omega$	Α	25	±3	±3.4	-	V
		Α	Full	±2.8	±3	-	V
Output Current (Note 8)	$A_V = -1$, $R_L = 50\Omega$	Α	25, 85	50	60	-	mA
		Α	-40	28	42	-	mA
Output Short Circuit Current		В	25	-	90	-	mA
Closed Loop Output Impedance (Note 8)	DC	В	25	-	0.08	-	W
Second Harmonic Distortion	10MHz	В	25	-	-48	-	dBc
(V _{OUT} = 2V _{P-P} , Note 8)	20MHz	В	25	-	-44	-	dBc
Third Harmonic Distortion	10MHz	В	25	-	-50	-	dBc
(V _{OUT} = 2V _{P-P} , Note 8)	20MHz	В	25	-	-45	-	dBc
Reverse Isolation (S ₁₂ , Note 8)	30MHz	В	25	-	-55	-	dB

FN3395.8 June 6, 2006 intersil

$\textbf{Electrical Specifications} \hspace{0.3cm} V_{SUPPLY} = \pm 5 \text{V}, \hspace{0.1cm} A_V = +1, \hspace{0.1cm} R_F = 510 \text{W}, \hspace{0.1cm} R_L = 100 \text{W}, \hspace{0.1cm} \text{Unless Otherwise Specified} \hspace{0.1cm} \textbf{(Continued)} \hspace{0.1cm} \text{(Continued)} \hspace{0$

		(NOTE 5) TEST	TEMP.						
PARAMETER	TEST CONDITIONS	LEVEL	(℃)	MIN	TYP	MAX	UNITS		
TRANSIENT CHARACTERISTICS $A_V = +2$, $R_F = 510\Omega$, Unless Otherwise Specified									
Rise and Fall Times	$V_{OUT} = 0.5V_{P-P}$	В	25	-	1.1	-	ns		
		В	Full	-	1.4	-	ns		
Overshoot (Note 6)	+OS	В	25	-	3	-	%		
$(V_{OUT} = 0 \text{ to } 0.5V, V_{IN} \text{ t}_{RISE} = 1\text{ns})$	-OS	В	25	-	5	-	%		
Overshoot (Note 6)	+OS	В	25	-	3	-	%		
$(V_{OUT} = 0.5V_{P-P}, V_{IN} t_{RISE} = 1 ns)$	-OS	В	25	-	11	-	%		
Slew Rate	+SR	В	25	-	1000	-	V/μs		
$(V_{OUT} = 4V_{P-P}, A_V = +1, +R_S = 510\Omega)$		В	Full	-	975	-	V/μs		
	-SR (Note 7)	В	25	-	650	-	V/μs		
		В	Full	-	580	-	V/μs		
Slew Rate	+SR	В	25	-	1400	-	V/μs		
$(V_{OUT} = 5V_{P-P}, A_V = +2)$		В	Full	-	1200	-	V/μs		
	-SR (Note 7)	В	25	-	800	-	V/μs		
		В	Full	-	700	-	V/µs		
Slew Rate	+SR	В	25	-	2100	-	V/µs		
$(V_{OUT} = 5V_{P-P}, A_V = -1)$		В	Full	-	1900	-	V/µs		
	-SR (Note 7)	В	25	-	1000	-	V/µs		
		В	Full	-	900	-	V/µs		
Settling Time	To 0.1%	В	25	-	15	-	ns		
(V _{OUT} = +2V to 0V step, Note 8)	To 0.05%	В	25	-	23	-	ns		
	To 0.02%	В	25	-	30	-	ns		
Overdrive Recovery Time	V _{IN} = ±2V	В	25	-	8.5	-	ns		
VIDEO CHARACTERISTICS A _V = +2, R _F = 510	ΩΩ, Unless Otherwise Specified	1					l		
Differential Gain	$R_L = 150\Omega$	В	25	-	0.02	-	%		
(f = 3.58MHz)	$R_L = 75\Omega$	В	25	-	0.03	-	%		
Differential Phase	$R_L = 150\Omega$	В	25	-	0.03	-	0		
(f = 3.58MHz)	$R_L = 75\Omega$	В	25	-	0.05	-	0		
POWER SUPPLY CHARACTERISTICS	1	1		1	1	1	T.		
Power Supply Range		С	25	±4.5	-	±5.5	V		
Power Supply Current (Note 8)		Α	25	-	5.8	6.1	mA		
		Α	Full	-	5.9	6.3	mA		
		1		1	1	I	1		

NOTES:

- 5. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
- 6. Undershoot dominates for output signal swings below GND (e.g., 0.5V_{P-P}), yielding a higher overshoot limit compared to the V_{OUT} = 0 to 0.5V condition. See the "Application Information" section for details.
- 7. Slew rates are asymmetrical if the output swings below GND (e.g. a bipolar signal). Positive unipolar output signals have symmetric positive and negative slew rates comparable to the +SR specification. See the "Application Information" section, and the pulse response graphs for details.
- 8. See Typical Performance Curves for more information.

intersil FN3395.8
June 6, 2006

Application Information

Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_F. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R_F, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HFA1105 design is optimized for $R_F = 510\Omega$ at a gain of +2. Decreasing R_F decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains, however, the amplifier is more stable so RF can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended R_F values for various gains, and the expected bandwidth. For a gain of +1, a resistor (+ R_S) in series with +IN is required to reduce gain peaking and increase stability.

GAIN (A _{CL})	R _F (Ω)	BANDWIDTH (MHz)
-1	425	300
+1	510 (+R _S = 510Ω)	270
+2	510	330
+5	200	300
+10	180	130

Non-Inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be ${\ge}50\Omega.$ This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

Pulse Undershoot and Asymmetrical Slew Rates

The HFA1105 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (See Figures 5, 8, and 11). This undershoot isn't present for small bipolar signals, or large positive signals. Another artifact of the composite device is asymmetrical slew rates for output signals with a negative voltage component. The slew rate degrades as the output signal crosses through 0V (See Figures 5, 8, and 11), resulting in a slower overall

negative slew rate. Positive only signals have symmetrical slew rates as illustrated in the large signal positive pulse response graphs (See Figures 4, 7, and 10).

PC Board Layout

The amplifier's frequency response depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value ($10\mu F$) tantalum in parallel with a small value ($0.1\mu F$) chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the device's input and output connections. Capacitance, parasitic or planned, connected to the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN), as this capacitance causes gain peaking, pulse overshoot, and if large enough, instability. To reduce this capacitance, the designer should remove the ground plane under traces connected to

-IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the $R_{\mbox{\scriptsize S}}$ and $C_{\mbox{\scriptsize L}}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 270MHz (for A_V = +1). By decreasing R_S as C_L increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, the bandwidth decreases as the load capacitance increases. For example, at A_V = +1, R_S = 62 Ω , C_L = 40pF, the overall bandwidth is limited to 180MHz, and bandwidth drops to 75MHz at A_V = +1, R_S = 8 Ω , C_L = 400pF.

intersil FN3395.8




FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

Evaluation Board

The performance of the HFA1105 may be evaluated using the HFA11XX Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 14-350000-10.

The layout and schematic of the board are shown in Figure 2. To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.




FIGURE 2A. TOP LAYOUT




FIGURE 2B. BOTTOM LAYOUT




FIGURE 2C. SCHEMATIC

FIGURE 2. EVALUATION BOARD SCHEMATIC AND LAYOUT

6

$\textbf{Typical Performance Curves} \quad V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ Unless \ Otherwise \ Specified \ Typical Performance Curves \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ Unless \ Otherwise \ Specified \ Typical Performance Curves \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ Unless \ Otherwise \ Specified \ Typical Performance Curves \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ Unless \ Otherwise \ Specified \ Typical Performance Curves \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ Unless \ Otherwise \ Specified \ Typical Performance \ Typical$




FIGURE 3. SMALL SIGNAL PULSE RESPONSE




FIGURE 4. LARGE SIGNAL POSITIVE PULSE RESPONSE




FIGURE 5. LARGE SIGNAL BIPOLAR PULSE RESPONSE




FIGURE 6. SMALL SIGNAL PULSE RESPONSE




FIGURE 7. LARGE SIGNAL POSITIVE PULSE RESPONSE




FIGURE 8. LARGE SIGNAL BIPOLAR PULSE RESPONSE

$\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ \text{Unless Otherwise Specified} \ \ \textbf{(Continued)}$




FIGURE 9. SMALL SIGNAL PULSE RESPONSE




FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE




FIGURE 13. FREQUENCY RESPONSE




FIGURE 10. LARGE SIGNAL POSITIVE PULSE RESPONSE




FIGURE 12. FREQUENCY RESPONSE




FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES

<u>intersil</u>

$\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ \text{Unless Otherwise Specified} \ \ \textbf{(Continued)}$




FIGURE 15. FULL POWER BANDWIDTH




FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS LOAD
RESISTORS




FIGURE 17. -3dB BANDWIDTH vs TEMPERATURE




FIGURE 18. GAIN FLATNESS




FIGURE 19. REVERSE ISOLATION




FIGURE 20. OUTPUT IMPEDANCE

$\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ T_A = 25 \text{C}, \ R_L = 100 \Omega, \ \text{Unless Otherwise Specified} \ \ \textbf{(Continued)}$




FIGURE 21. SETTLING RESPONSE




FIGURE 22. SECOND HARMONIC DISTORTION vs Pout




FIGURE 23. THIRD HARMONIC DISTORTION vs P_{OUT}




FIGURE 24. OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 25. INPUT NOISE CHARACTERISTICS




FIGURE 26. SUPPLY CURRENT vs SUPPLY VOLTAGE

Die Characteristics

DIE DIMENSIONS:

59 mils x 59 mils x 19 mils 1500μm x 1500μm x 483μm

METALLIZATION:

Type: Metal 1: AlCu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ Type: Metal 2: AlCu(2%)

Thickness: Metal 2: 16kÅ ±0.8kÅ

PASSIVATION:

Type: Nitride

Thickness: 4kÅ ±0.5kÅ

TRANSISTOR COUNT:


75

SUBSTRATE POTENTIAL (POWERED UP):

Floating (Recommend Connection to V-)


Metallization Mask Layout

HFA1105



FN3395.8 June 6, 2006

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8	3	8		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

FN3395.8

June 6, 2006

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com