

Micropower, Rail to Rail Input Current Sense Amplifier with Voltage Output

ISL28006

The ISL28006 is a micropower, uni-directional high-side and low-side current sense amplifier featuring a proprietary rail-to-rail input current sensing amplifier. The ISL28006 is ideal for high-side current sense applications where the sense voltage is usually much higher than the amplifier supply voltage. The device can be used to sense voltages as high as 28V when operating from a supply voltage as low as 2.7V. The micropower ISL28006 consumes only 50µA of supply current when operating from a 2.7V to 28V supply.

The ISL28006 features a common-mode input voltage range from OV to 28V. The proprietary architecture extends the input voltage sensing range down to OV, making it an excellent choice for low-side ground sensing applications. The benefit of this architecture is that a high degree of total output accuracy is maintained over the entire OV to 28V common mode input voltage range.

The ISL28006 is available in fixed (100V/V, 50V/V, 20V/V and Adjustable) gains in the space saving 5 Ld SOT-23 package and the 6 Ld SOT-23 package for the adjustable gain part. The parts operate over the extended temperature range from -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Features

• Low Power Consumption50	ЭμΑ, Тур
• Supply Range	V to 28V
Wide Common Mode Input0	V to 28V
Gain Versions	
- ISL28006-100	100V/V
- ISL28006-50	. 50V/V
- ISL28006-20	. 20V/V
- ISL28006-ADJ ADJ (Min Gain =	= 20V/V)
Operating Temperature Range40 ° C to	+125°C
• Packages 5 Ld SOT-23, 6 Ld	SOT-23

Applications

- Power Management/Monitors
- · Power Distribution and Safety
- DC/DC, AC/DC Converters
- · Battery Management/Charging
- · Automotive Power Distribution

Related Literature

• See AN1532 for "ISL28006 Evaluation Board User's Guide"




FIGURE 1. TYPICAL APPLICATION




FIGURE 2. GAIN ACCURACY vs V_{RS+} = 0V TO 28V

R_{S+}

R_{S-}

I = 2.86μA

 R_1


 R_2

1.35V

 R_3


V_{SENSE}


Block Diagram



IMIRROR **FIXED GAIN PARTS** ADJUSTABLE GAIN PART

Pin Configurations





 v_{cc}

OUT

 F_B

 R_{f}

 R_{g}

HIGH-SIDE AND LOW-SIDE SENSING


ŞR₅

GND

V_{SENSE}

Pin Descriptions

SL28006-100, 50, 20 (5 LD SOT-23)	ISL28006-ADJ (6 LD SOT-23)	PIN NAME	DESCRIPTION
1	6	GND	Power Ground
	1	FB	Input Pin for External Resistors
2	2	OUT	Amplifier Output
3	3	v _{cc}	Positive Power Supply
4	4	R _{S+}	Sense Voltage Non-inverting Input
5	5	R _{S-}	Sense Voltage Inverting Input



Ordering Information

PART NUMBER (Notes 1, 2, 3)	GAIN	PART MARKING (Note 4)	PACKAGE Tape & Reel (Pb-Free)	PKG. DWG. #	
ISL28006FH100Z-T7	100V/V	BDJA	5 Ld SOT-23	P5.064A	
ISL28006FH100Z-T7A	100V/V	BDJA	5 Ld SOT-23	P5.064A	
ISL28006FH50Z-T7	50V/V	BDHA	5 Ld SOT-23	P5.064A	
ISL28006FH50Z-T7A	50V/V	BDHA	5 Ld SOT-23	P5.064A	
ISL28006FH20Z-T7	20V/V	BDGA	5 Ld SOT-23	P5.064A	
ISL28006FH20Z-T7A	20V/V	BDGA	5 Ld S0T-23	P5.064A	
ISL28006FHADJZ-T7	ADJ	BDFA	6 Ld S0T-23	P6.064	
ISL28006FHADJZ-T7A	ADJ	BDFA	6 Ld S0T-23	P6.064	
ISL28006FH-100EVAL1Z	100V/V Evaluation	Board			
ISL28006FH-50EVAL1Z	50V/V Evaluation Board				
ISL28006FH-20EVAL1Z	20V/V Evaluation B	20V/V Evaluation Board			
ISL28006FH-ADJEVAL1Z	Adjustable Evaluation	Adjustable Evaluation Board			

NOTES:

- 1. Please refer to $\underline{\mathsf{TB347}}$ for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
 tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
 Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL28006. For more information on MSL please see techbrief TB363.
- 4. The part marking is located on the bottom of the part.

Absolute Maximum Ratings

Max Supply Voltage	20mA
Max Differential Input Voltage	
Max Input Voltage (R _{S+} , R _{S-} , FB)	
Output Short-Circuit Duration	
Di-Electrically Isolated PR40 Process	Latch-up free
ESD Rating	
Human Body Model (Tested per JESD22-A114F)	4kV
Machine Model (Tested per EIA/JESD22-A115-A)	
Charged Device Model (Tested per JESD22-C101D)	1.5kV

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
5 Ld SOT-23 (Notes 5, 6)	190	90
6 Ld SOT-23 (Notes 5, 6)	180	90
Maximum Storage Temperature Range		65°C to +150°C
Maximum Junction Temperature (T _{JMAX})		+150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

Recommended Operating Conditions

Ambient Temperature Range (T_A)-40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- 5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 6. For $\theta_{\mbox{\scriptsize JC}}\!,$ the "case temp" location is taken at the package top center.

Electrical Specifications $V_{CC} = 12V$, $V_{RS+} = 0V$ to 28V, $V_{SENSE} = 0V$, $R_{LOAD} = 1M\Omega$, $T_A = +25\,^{\circ}C$ unless otherwise specified. Boldface limits apply over the operating temperature range, $-40\,^{\circ}C$ to $+125\,^{\circ}C$. Temperature data established by characterization.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
v _{os}	Gain = 100	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-250	60	250	μV
(Input Offset Voltage)	(Notes 8, 9)		-300		300	μV
voltage)		V _{CC} = 12V, V _{RS} + = 0.2V, V _{SENSE} = 20mV to 100mV	-2.5	-1.2	2.5	mV
			-2.8		2.8	mV
	Gain = 50, Gain = 20	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-300	60	300	μV
	(Notes 8, 9)		-450		450	μV
		V _{CC} = 12V, V _{RS} + = 0.2V, V _{SENSE} = 20mV to 100mV	-2.8	-1.2	2.8	mV
			-3.2		3.2	mV
	Adjustable, Gain = 21	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-300	60	300	μV
	$R_f = 100k\Omega$, $R_g = 5k\Omega$ (Notes 8, 9)		-450		450	μV
	(V _{CC} = 12V, V _{RS} + = 0.2V, V _{SENSE} = 20mV to 100mV	-3.1	-1.2	3.1	mV
			-3.4		3.4	m۷
I _{RS} +, I _{RS} -	Leakage Current	$V_{CC} = 0V, V_{RS+} = 28V$		0.041	1.2	μΑ
					1.5	μΑ
I _{RS} +	Gain = 100	V_{RS} + = 2V, V_{SENSE} = 5mV		4.7	6	μΑ
(+ Input Bias Current)					7	μΑ
<i>,</i>		V_{RS} + = 0V, V_{SENSE} = 5mV	-500	-432		nA
			-600			nA
		V_{RS} + = 2V, V_{SENSE} = 5mV		4.7	6	μΑ
					8	μΑ
		V_{RS} + = 0V, V_{SENSE} = 5mV	-700	-432		nA
			-840			nA
	ADJ Gain = 101 $R_f = 100k\Omega$, $R_g = 1k\Omega$	V_{RS} + = 2V, V_{SENSE} = 5mV		4.7	6	μΑ
					7	μΑ
		V _{RS} + = 0V, V _{SENSE} = 5mV	-500	-432		nA
			-600			nA

ISL28006

Electrical Specifications $V_{CC} = 12V$, $V_{RS+} = 0V$ to 28V, $V_{SENSE} = 0V$, $R_{LOAD} = 1M\Omega$, $T_A = +25\,^{\circ}C$ unless otherwise specified. Boldface limits apply over the operating temperature range, $-40\,^{\circ}C$ to $+125\,^{\circ}C$. Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
I _{RS} -	G = 100, 50, 20, ADJ	V _{RS} + = 2V, V _{SENSE} = 5mV		5	50	nA
(- Input Bias Current)					75	nA
ourient)		V_{RS} + = 0V, V_{SENSE} = 5mV	-125	-45		nA
			-130			nA
CMRR	Common Mode Rejection Ratio	V _{RS} + = 2V to 28V	105	115		dB
PSRR	Power Supply Rejection Ratio	V _{CC} = 2.7V to 28V, V _{RS} + = 2V	90	105		dB
V _{FS}	Full-scale Sense Voltage	V _{CC} = 28V, V _{RS} + = 0.2V, 12V	200			mV
G	(Note 8)	ISL28006-100		100		V/V
(Gain)		ISL28006-50		50		V/V
		ISL28006-20		20		V/V
		ISL28006-ADJ	20			V/V
G _A	Gain = 100	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-0.2		0.7	%
(Gain Accuracy)	(Note 10)		-1		1	%
		V _{CC} = 12V, V _{RS} + = 0.1V, V _{SENSE} = 20mV to 100mV		-0.25		%
	Gain = 50, Gain = 20	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-0.35		0.7	%
	(Note 10)		-1		1	%
		V _{CC} = 12V, V _{RS} + = 0.1V, V _{SENSE} = 20mV to 100mV	-2.2	-0.33	2.2	%
			-2.3		2.3	%
	ADJ Gain = 21 $R_f = 100k\Omega$, $R_g = 5k\Omega$ (Note 10)	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 20mV to 100mV	-0.65		1	%
			-1		1.05	%
		V _{CC} = 12V, V _{RS} + = 0.1V, V _{SENSE} = 20mV to 100mV	-2.2	-0.33	2.2	%
			-2.3		2.3	
V _{OA}	Gain = 100	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 100mV	-0.7		0.7	%
(Total Output Accuracy)	(Note 11)		-0.9		0.9	%
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		V _{CC} = 12V, V _{RS} + = 0.1V, V _{SENSE} = 100mV		-1.25		%
	Gain = 50, Gain = 20 (Note 11)	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 100mV	-0.7		0.7	%
			-0.9		0.9	%
		V _{CC} = 12V, V _{RS} + = 0.1V, V _{SENSE} = 100mV	-4.7	-1.41	1.8	%
			-5.2		2.3	%
	ADJ Gain = 21	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 100mV	-0.7		1.05	%
	$R_f = 100k\Omega$, $R_g = 5k\Omega$ (Note 11)		-0.9		1.2	%
	(Note 11)	$V_{CC} = 12V$, $V_{RS} + = 0.1V$, $V_{SENSE} = 100$ mV	-4.7	-1.41	1.8	%
			-5.2		2.3	%
V _{ОН}	Output Voltage Swing, High V _{CC} - V _{OUT}	$I_0 = -500 \mu A$, $V_{CC} = 2.7 V$, $V_{SENSE} = 100 mV$, $V_{RS} + = 2 V$		39	50	mV
v _{oL}	Output Voltage Swing, Low V _{OUT}	$I_0 = 500 \mu A$, $V_{CC} = 2.7 V$, $V_{SENSE} = 0 V$, $V_{RS} + = 2 V$		30	50	mV
R _{OUT}	Output Resistance	$V_{CC} = V_{RS} + = 12V$, $V_{SENSE} = 100$ mV, $I_{OUT} = 10 \mu A$ to 1mA		6.5		Ω
I _{SC+}	Short Circuit Sourcing Current	$V_{CC} = V_{RS} + = 5V$, $R_L = 10\Omega$		4.8		mA
I _{SC-}	Short Circuit Sinking Current	$V_{CC} = V_{RS} + = 5V$, $R_L = 10\Omega$		8.7		mA

ISL28006

Electrical Specifications $V_{CC} = 12V$, $V_{RS+} = 0V$ to 28V, $V_{SENSE} = 0V$, $R_{LOAD} = 1M\Omega$, $T_A = +25^{\circ}C$ unless otherwise specified. Boldface limits apply over the operating temperature range, $-40^{\circ}C$ to $+125^{\circ}C$. Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
Is	Gain = 100	V _{RS} + > 2V, V _{SENSE} = 5mV		50	59	μΑ
					62	μΑ
	Gain = 50, 20,	V _{RS} + > 2V, V _{SENSE} = 5mV		50	62	μΑ
					63	μΑ
	ADJ Gain = 21	V _{RS} + > 2V, V _{SENSE} = 5mV		50	62	μΑ
	$R_f = 100k\Omega$, $R_g = 5k\Omega$				63	μΑ
v _{cc}	Supply Voltage	Guaranteed by PSRR	2.7		28	V
Slew Rate	Gain = 100	Pulse on R _{S+} pin, V _{OUT} = 8V _{P-P} (Figure 67)	0.58	0.76		V/µs
	Gain = 50	Pulse on R _{S+} pin, V _{OUT} = 8V _{P-P} (Figure 67)	0.58	0.67		V/µs
	Gain = 20	Pulse on R _{S+} pin, V _{OUT} = 3.5V _{P-P} (Figure 67)	0.50	0.67		V/µs
	ADJ Gain = 21 $R_f = 100k\Omega$, $R_g = 5k\Omega$	Pulse on R _{S+} pin, V _{OUT} = 3.5V _{P-P} (Figure 67)	0.50	0.67		V/µs
BW _{-3dB}	Gain = 100	V _{RS} + = 12V, 0.1V, V _{SENSE} = 100mV		110		kHz
	Gain = 50	V _{RS} + = 12V, 0.1V, V _{SENSE} = 100mV		160		kHz
	Gain = 20	V _{RS} + = 12V, 0.1V, V _{SENSE} = 100mV		180		kHz
	ADJ, Gain = 101 (Figure 59)	V_{RS} + = 12V, 0.1V, V_{SENSE} = 100mV, R_f = 100k Ω , R_g = 1k Ω		40		kHz
	ADJ, Gain = 51 (Figure 59)	V_{RS} + = 12V, V_{SENSE} = 100mV, R_f = 100k Ω , R_g = 2k Ω		78		kHz
		V_{RS} + = 0.1V, V_{SENSE} = 100mV, R_f = 100k Ω , R_g = 2k Ω		122		kHz
	ADJ, Gain = 21 (Figure 59)	V_{RS} + = 12V, V_{SENSE} = 100mV, R_f = 100k Ω , R_g = 5k Ω		131		kHz
		V_{RS} + = 0.1V, V_{SENSE} = 100mV, R_f = 100k Ω , R_g = 5k Ω		237		kHz
t _S	Output Settling Time to 1% of Final	V _{CC} = V _{RS} + = 12V, V _{OUT} = 10V step, V _{SENSE} > 7mV		15		μs
	Value	V _{CC} = V _{RS} + = 0.2V, V _{OUT} = 10V step, V _{SENSE} > 7mV		20		μs
	Capacitive-Load Stability	No sustained oscillations		300		pF
t _{S Power-up}	Power-Up Time to 1% of Final Value	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 100mV		15		μs
		V _{CC} = 12V, V _{RS} + = 0.2V, V _{SENSE} = 100mV		50		μs
	Saturation Recovery Time	V _{CC} = V _{RS} + = 12V, V _{SENSE} = 100mV, overdrive		10		μs

NOTES:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

8. DEFINITION OF TERMS:

- V_{SENSE}A = V_{SENSE} @ 100mV
- V_{SENSE}B = V_{SENSE} @ 20mV
- V_{OUT}A = V_{OUT} @ V_{SENSE}A = 100mV
- V_{OUT}B = V_{OUT} @ V_{SENSE}B = 20mV

$$\bullet \ \mbox{G = GAIN} \ = \left(\frac{\mbox{V_{OUT}A} - \mbox{V_{OUT}B}}{\mbox{V_{SENSE}B}} \right) \label{eq:gain_self_sense}$$

9. V_{OS} is extrapolated from the gain measurement. $V_{OS} = V_{SENSE}A - \frac{V_{OUT}A}{G}$

$$\textbf{10. \% Gain Accuracy} = \textbf{G}_{\textbf{A}} = \left(\frac{\textbf{G}_{\textbf{MEASURED}} - \textbf{G}_{\textbf{EXPECTED}}}{\textbf{G}_{\textbf{EXPECTED}}}\right) \times \textbf{100}$$

 $\textbf{11. Output Accuracy \% VOA} = \left(\frac{\text{VOUT}_{\text{MEASURED}} - \text{VOUT}_{\text{EXPECTED}}}{\text{VOUT}_{\text{EXPECTED}}}\right) \times \textbf{100, where V}_{\text{OUT}} = \textbf{V}_{\text{SENSE}} \, \textbf{X GAIN and V}_{\text{SENSE}} = \textbf{100mV}$




FIGURE 3. HIGH-SIDE and LOW-SIDE THRESHOLD VOLTAGE $V_{RS+(L-H)} \ and \ V_{RS+(H-L)}, \ V_{SENSE} = \textbf{10mV}$




FIGURE 4. V_{OUT} vs V_{RS+}, V_{SENSE} = 20mV TRANSIENT RESPONSE




FIGURE 5. LARGE SIGNAL TRANSIENT RESPONSE $V_{RS+} = 0.2V$, $V_{SENSE} = 100 \text{mV}$




FIGURE 6. LARGE SIGNAL TRANSIENT RESPONSE $V_{RS+} = 12V$, $V_{SENSE} = 100 \text{mV}$




FIGURE 7. $V_{OS}(\mu V)$ DISTRIBUTION AT +25 ° C, V_{RS+} = 12V, QUANTITY: 100




FIGURE 8. VOS VS VRS+




FIGURE 9. VOS VS VRS+




FIGURE 10. V_{OS} vs V_{CC}, V_{RS+}= 12V




FIGURE 11. V_{OS} vs V_{CC} , $V_{RS+} = 0.1V$




FIGURE 12. GAIN ACCURACY vs V_{RS+} = 0V TO 28V




FIGURE 13. GAIN ACCURACY vs V_{RS+} = 0V TO 2V




FIGURE 14. GAIN ACCURACY vs V_{CC}, V_{RS+} = 12V




FIGURE 15. GAIN ACCURACY vs V_{CC} , $V_{RS+} = 0.1V$




FIGURE 16. NORMALIZED V_{OA} vs I_{OUT}




FIGURE 17. GAIN vs FREQUENCY $V_{RS+} = 100 \text{mV}/12 \text{V},$ $V_{SENSE} = 100 \text{mV}, V_{OUT} = 50 \text{mV}_{P-P}$




FIGURE 18. V_{OS} (μV) vs TEMPERATURE




FIGURE 19. GAIN ACCURACY (%) vs TEMPERATURE




FIGURE 20. V_{OUT} ERROR (%) vs TEMPERATURE




FIGURE 21. V_{OS} (µV) DISTRIBUTION AT +25 °C, V_{RS+} = 12V, QUANTITY: 100




FIGURE 22. VOS VS VRS+




FIGURE 23. VOS VS VRS+




FIGURE 24. V_{OS} vs V_{CC}, V_{RS+} = 12V




FIGURE 25. V_{OS} vs V_{CC} , $V_{RS+} = V_{RS+} = 0.1V$




FIGURE 26. GAIN ACCURACY vs V_{RS+} = 0V TO 28V




FIGURE 27. GAIN ACCURACY vs V_{RS+} = 0V TO 2V




FIGURE 28. GAIN ACCURACY vs V_{CC} , HIGH-SIDE




FIGURE 29. GAIN ACCURACY vs V_{CC} , LOW-SIDE




FIGURE 30. NORMALIZED V_{OA} vs I_{OUT}




FIGURE 31. GAIN vs FREQUENCY $V_{RS+} = 100 \text{mV}/12 \text{V},$ $V_{SENSE} = 100 \text{mV}, V_{OUT} = 50 \text{mV}_{P-P}$




FIGURE 32. V_{OS} (μV) vs TEMPERATURE




FIGURE 33. GAIN ACCURACY (%) vs TEMPERATURE




FIGURE 34. V_{OUT} ERROR (%) vs TEMPERATURE




FIGURE 35. V_{OS} (µV) DISTRIBUTION AT +25 °C, V_{RS+} = 12V, QUANTITY: 100




FIGURE 36. VOS vs VRS+




FIGURE 37. VOS vs VRS+




FIGURE 38. V_{OS} vs V_{CC} , $V_{RS+} = 12V$




FIGURE 39. V_{OS} vs V_{CC} , $V_{RS+} = 0.1V$




FIGURE 40. GAIN ACCURACY vs $V_{RS+} = 0V TO 28V$




FIGURE 41. GAIN ACCURACY vs V_{RS+} = 0V TO 2V




FIGURE 42. GAIN ACCURACY vs V_{CC}, HIGH-SIDE




FIGURE 43. GAIN ACCURACY vs V_{CC} , LOW-SIDE




FIGURE 44. NORMALIZED V_{OA} vs I_{OUT}




FIGURE 45. GAIN vs FREQUENCY $V_{RS+} = 100 \text{mV}/12 \text{V},$ $V_{SENSE} = 100 \text{mV}, V_{OUT} = 50 \text{mV}_{P-P}$




FIGURE 46. V_{OS} (μV) vs TEMPERATURE




FIGURE 47. GAIN ACCURACY (%) vs TEMPERATURE




FIGURE 48. V_{OUT} ERROR (%) vs TEMPERATURE




FIGURE 49. V_{OS} (µV) DISTRIBUTION AT +25 °C, V_{RS+} = 12V, QUANTITY: 100




FIGURE 50. VOS vs VRS+




FIGURE 51. VOS vs VRS+




FIGURE 52. V_{OS} vs V_{CC} , HIGH-SIDE




FIGURE 53. V_{OS} vs V_{CC} , LOW-SIDE




FIGURE 54. GAIN ACCURACY vs $V_{RS+} = 0V TO 28V$




FIGURE 55. GAIN ACCURACY vs V_{RS+} = 0V TO 2V




FIGURE 56. GAIN ACCURACY vs V_{CC}, V_{RS+} = 12V




FIGURE 57. GAIN ACCURACY vs V_{CC}, V_{RS+} = 0.1V




FIGURE 58. NORMALIZED VOA VS IOUT




FIGURE 59. GAIN vs FREQUENCY $V_{RS+} = 100 \text{mV}/12 \text{V},$ $V_{SENSE} = 100 \text{mV}, V_{OUT} = 50 \text{mV}_{P-P}$




FIGURE 60. V_{OS} (μV) vs TEMPERATURE




FIGURE 61. GAIN ACCURACY (%) vs TEMPERATURE




FIGURE 62. V_{OUT} ERROR (%) vs TEMPERATURE

Test Circuits and Waveforms




FIGURE 63. I_{S.}, V_{OS}, V_{OA}, CMRR, PSRR, GAIN ACCURACY




FIGURE 64. INPUT BIAS CURRENT, LEAKAGE CURRENT




FIGURE 65. t_s, SATURATION RECOVERY TIME




FIGURE 66. GAIN vs FREQUENCY




FIGURE 67. SLEW RATE

Applications Information

Functional Description

The ISL28006-20, ISL28006-50 and ISL28006-100 are single supply, uni-directional current sense amplifiers with fixed gains of 20V/V, 50V/V and 100V/V respectively. The ISL28006-ADJ is single supply, uni-directional current sense amplifier with an adjustable gain via external resistors (see Figure 72). The ISL28006-ADJ is stable for gains of 20 and higher.

The ISL28006 is a 2-stage amplifier. Figure 68 shows the active circuitry for high-side current sense applications where the sense voltage is between 1.35V to 28V. Figure 69 shows the active circuitry for ground sense applications where the sense voltage is between 0V to 1.35V.

The first stage is a bi-level trans-conductance amp and level translator. The gm stage converts the low voltage drop (V_SENSE) sensed across an external milli-ohm sense resistor, to a current (@ gm = 21.3µA/V). The trans-conductance amplifier forces a current through R_{1} resulting to a voltage drop across R_{1} that is equal to the sense voltage (V_SENSE). The current through R_{1} is mirrored across R_{5} creating a ground-referenced voltage at the input of the second amplifier equal to V_SENSE.

The second stage is responsible for the overall gain and frequency response performance of the device. The fixed gains (20, 50, 100) are set with internal resistors R_f and R_g . The variable gain (ADJ) has an additional FB pin and uses external gain resistors to set the gain of the output. For the fixed gain amps the only external component needed is a current sense resistor (typically 0.001Ω to $0.01\Omega,\,1W$ to 2W).

The transfer function for the fixed gain parts is given in Equation 1.

$$V_{OUT} = GAIN \times (I_SR_S + V_{OS})$$
 (EQ. 1)

The transfer function for the adjustable gain part is given in Equation 2.

$$\label{eq:vout} \textbf{V}_{\text{OUT}} = \left(\textbf{1} + \frac{\textbf{R}_{\text{F}}}{\textbf{R}_{\text{G}}}\right) (\textbf{I}_{\text{S}}\textbf{R}_{\text{S}} + \textbf{V}_{\text{OS}}) \tag{EQ. 2}$$

The input gm stage derives its ~2.86µA supply current from the input source through the R_{S+} terminal as long as the sensed voltage at the R_{S+} pin is >1.35V and the gm $_{HI}$ amplifier is selected. When the sense voltage at R_{S+} drops below the 1.35V threshold, the gm $_{LO}$ amplifier kicks in and the gm $_{LO}$ output current reverses, flowing out of the R_{S-} pin.




FIGURE 68. HIGH-SIDE CURRENT DETECTION




FIGURE 69. LOW-SIDE CURRENT DETECTION

Hysteretic Comparator

The input trans-conductance amps are under control of a hysteretic comparator operating from the incoming source voltage on the R_{S+} pin (Figure 68). The comparator monitors the voltage on R_{S+} and switches the sense amplifier from the low-side gm amp to the high-side gm amplifier whenever the input voltage at R_{S+} increases above the 1.35V threshold. Conversely, a decreasing voltage on the R_{S+} pin, causes the hysteric comparator to switch from the high-side gm amp to the low-side gm amp as the voltage decreases below 1.35V. It is that low-side sense gm amplifier that gives the ISL28006 the proprietary ability to sense current all the way to OV. Negative voltages on the R_{S+} or R_{S-} are beyond the sensing voltage range of this amplifier.




FIGURE 70. GAIN ACCURACY vs V_{RS+} = 0V TO 2V

Typical Application Circuit

Figure 72 shows the basic application circuit and optional protection components for switched-load applications. For applications where the load and the power source is permanently connected, only an external sense resistor is needed. For applications where fast transients are caused by hot plugging the source or load, external protection components may be needed. The external current limiting resistor (Rp) in Figure 72 may be required to limit the peak current through the internal ESD diodes to <20mA. This condition can occur in applications that experience high levels of in-rush current causing high peak voltages that can damage the internal ESD diodes. An $R_{\rm P}$ resistor

value of 100Ω will provide protection for a 2V transient with the maximum of 20mA flowing through the input while adding only an additional $13\mu V$ (worse case over-temperature) of V_{OS} . Refer to Equation 3:

$$((\textbf{R}_{\textbf{P}}\times\textbf{I}_{\textbf{RS-}})=(\textbf{100}\Omega\times\textbf{130}\,\textbf{nA})=\textbf{13}\,\mu\textbf{V}) \tag{EQ. 3}$$

Switching applications can generate voltage spikes that can overdrive the amplifier input and drive the output of the amplifier into the rails, resulting in a long overload recover time. Capacitors $\mathbf{C}_{\mathbf{M}}$ and $\mathbf{C}_{\mathbf{D}}$ filter the common mode and differential voltage spikes.

Error Sources

There are 3 dominant error sources: gain error, input offset voltage error and Kelvin voltage error (see Figure 71). The gain error is dominated by the internal resistance matching tolerances. The remaining errors appear as sense voltage errors at the input to the amplifier. They are V_{OS} of the amplifier and Kelvin voltage errors. If the transient protection resistor is added, an additional V_{OS} error can result from the IxR voltage due to input bias current. The limiting resistor should only be added to the R_{S-} input, due to the high-side gm amplifier (gm $_{\rm HI}$) sinking several micro amps of current through the R_{S+} pin.

Layout Guidelines

The Kelvin Connected Sense Resistor

The source of Kelvin voltage errors is illustrated in Figure 71. The resistance of 1/2 Oz copper is ~1m Ω per square with a TC of ~3900ppm/°C (0.39%/°C). When you compare this unwanted parasitic resistance with the total 1m Ω to 10m Ω resistance of the sense resistor, it is easy to see why the sense connection must be chosen very carefully. For example, consider a maximum current of 20A through a 0.005 Ω sense resistor, generating a V_{SENSE} = 0.1 and a full scale output voltage of 10V (G = 100). Two side contacts of only 0.25 square per contact puts the V_{SENSE} input about 0.5 x 1m Ω away from the resistor end capacitor. If only 10A the 20A total current flows through the kelvin path to the resistor, you get an error voltage of 10mV (10A x 0.5sq x 0.001 Ω /sq. = 10mV) added to the 100mV sense voltage for a sense voltage error of 10% (0.110V-0.1)/0.1V) x 100.




FIGURE 71. PC BOARD CURRENT SENSE KELVIN CONNECTION




FIGURE 72. TYPICAL APPLICATION CIRCUIT

Overall Accuracy (VOA %)

 $\rm V_{OA}$ is defined as the total output accuracy Referred-to-Output (RTO). The output accuracy contains all offset and gain errors, at a single output voltage. Equation 4 is used to calculate the % total output accuracy.

$$V_{OA} = 100 \times \left(\frac{V_{OUT} actual - V_{OUT} expected}{V_{OUT} expected} \right)$$
 (EQ. 4)

where

 V_{OUT} Actual = V_{SENSE} x GAIN

Example: Gain = 100, For 100mV V_{SENSE} input we measure 10.1V. The overall accuracy (V_{OA}) is 1% as shown in Equation 5.

$$V_{OA} = 100 \times \left(\frac{10.1 - 10}{10}\right) = 1\%$$
 (EQ. 5)

Power Dissipation

It is possible to exceed the $+150\,^{\circ}$ C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 6:

$$T_{JMAX} = T_{MAX} + \theta_{JA} x PD_{MAXTOTAL}$$
 (EQ. 6)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using Equation 7:

$$PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{I}}$$
 (EQ. 7)

where:

- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_{CC} = Total supply voltage
- I_{qMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

ISL28006

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

Page 1 - Updated Intersil Trademark statement at bottom of page 1 per directive from Legal. Page 7 - Updated over temp note in Min Max column of spec tables from "Parameters with MIN and/or MAX limits are 10 tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested." to new standard "Compliance to datasheet limits is assured by one or more methods: production tested." by design." Page 19 - Figure 69, Low side current detection schematic: Moved the LOAD from the ground side of the power side circuit the high side. 9/2/10 FN6548.4 Added -T7A tape and reel options to Ordering Information Table for all packages. FN6548.3 Added Note 4 to Part Marking Column in "Ordering Information" on page 3. 4/8/10 Added "Related Literature" on page 1 Updated Package Drawling Number in the "Ordering Information" on page 3. Added "Related Literature" on page 1 Updated Package Drawling Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDPO to P50.64A. Revised package outline drawing from MDPO038 to P5.064A on page 24. MDPO038 package contained 2 packages for the 5 and 6 Ld SOT-23. MDPO038 was obsoleted and the packages were separated and made into 2 separate package out drawings. P5.064A and P6.064A. Changes to the 5 Ld SOT-23 were to move dimensions from table onto drawing, add in pattern and add JEDEC reference number. 3/10/10 FN6548.1 Releasing adjustable gain option. Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85°C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. 2/4/10 FN6548.1 Page 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 (from top to bottom) to 100, 50, 20. Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50, 20; Page 9: VOA test. Under conditions columndeleted v20mV to. It now re	DATE	REVISION	CHANGE
5/12/10 FN6548.3 Added Note 4 to Part Marking Column in "Ordering Information" on page 3. 4/8/10 Removed "Coming Soon" from evaluation boards in "Ordering Information" on page 3. Added "Related Literature" on page 1 Updated Package Drawing Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDPO to P50.64A. Revised package outline drawing from MDPO038 to P5.064A on page 24. MDPO038 package contained 2 packages for I the 5 and 6 Ld SOT-23. MDPO038 was obsoleted and the packages were separated and made into 2 separate package outlaren and add JEDEC reference number. 3/10/10 FN6548.2 Releasing adjustable gain option. Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85°C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. 4/4/10 FN6548.1 Page 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Features removed "Low Input Offset Voltage 250µV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. Page 3: Removed coming soon on ISL28006FH50Z and Changes the order or listing them to 100, 50. Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vsense = 100mV SR test. Under conditions columndeleted What was there. It now reads Pulse on RS+pin, See Figure 51 Page 9: Added VRS+= 12V to Figures 30, 31, 32. Page 11: Added VRS+= 12V to Figures 30, 31, 32. Page 11: Added VRS+= 12V to Figures 30, 31, 32. Page 11: Added VRS+= 12V to Figures 30, 31, 32. Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	4/12/11	FN6548.5	Page 1 - Changed headings for "Typical Application" and "Gain Accuracy vs VRS+ = 0V to 28V" to Figure titles (Figures 1 and 2). Page 1 - Updated Intersil Trademark statement at bottom of page 1 per directive from Legal. Page 7 - Updated over temp note in Min Max column of spec tables from "Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested." to new standard "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." Page 19 - Figure 69, Low side current detection schematic: Moved the LOAD from the ground side of the power side circuit to
Corrected hyperlinks in Notes 1 and 3 in "Ordering Information" on page 3. 4/8/10 Removed "Coming Soon" from evaluation boards in "Ordering Information" on page 3. Added "Related Literature" on page 1 Updated Package Drawing Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDPO to P50.64A. Revised package outline drawing from MDP0038 to P5.064A on page 24. MDP0038 package contained 2 packages for the 5 and 6 Ld SOT-23. MDP0038 was obsoleted and the packages were separated and made into 2 separate package out drawings; P5.064A and P6.064A. Changes to the 5 Ld SOT-23 were to move dimensions from table onto drawing, add la pattern and add JEDEC reference number. Releasing adjustable gain option. Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85°C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. PAge 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50, -Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vsense = 100mV SR test. Under conditions columndeleted What was there. It now reads Vsense = 100mV SR test. Under conditions columndeleted what was there. It now reads Vsense = 100mV -Page 9: Added VRS+= 12V to Figures 30, 31, 32Page 11: Added VRS+= 12V to Figures 30, 31, 32Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	9/2/10	FN6548.4	Added -T7A tape and reel options to Ordering Information Table for all packages.
Added "Related Literature" on page 1 Updated Package Drawing Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDPO to P50.64A. Revised package outline drawing from MDPO038 to P5.064A on page 24. MDPO038 package contained 2 packages for I the 5 and 6 Ld SOT-23. MDPO038 was obsoleted and the packages were separated and made into 2 separate package ou drawings; P5.064A and P6.064A. Changes to the 5 Ld SOT-23 were to move dimensions from table onto drawing, add la pattern and add JEDEC reference number. 3/10/10 FN6548.2 Releasing adjustable gain option. Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85 °C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. FN6548.1 FN6548.1 Page 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Featuresremoved "Low Input Offset Voltage 250μV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50. FR test. Under conditions columndeleted what was there. It now reads Vsense = 100mV SR test. Under conditions columndeleted what was there. It now reads Pulse on RS+pin, See Figure 51. Page 6: ts test. Removed Gain = 100 and Gain = 100V/V in both description and conditions columns respectively. Page 9: Added VRS+= 12V to Figures 16, 17, 18. Page 11: Added VRS+= 12V to Figures 30, 31, 32. Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	5/12/10	FN6548.3	
Updated Package Drawing Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDPO to P50.64A. Revised package outline drawing from MDP0038 to P5.064A on page 24. MDP0038 package contained 2 packages for I the 5 and 6 Ld S0T-23. MDP0038 was obsoleted and the packages were separated and made into 2 separate package out drawings; P5.064A and P6.064A. Changes to the 5 Ld S0T-23 were to move dimensions from table onto drawing, add la pattern and add JEDEC reference number. 3/10/10 FN6548.2 Releasing adjustable gain option. Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85°C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. Page 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Features removed "Low Input Offset Voltage 250µV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. -Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50, -Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vense = 100mV SR test. Under conditions columndeleted 20mV to. It now reads Vense = 100mV SR test. Under conditions columndeleted 42mV to. It now reads Pulse on RS+pin, See Figure 51 -Page 6: ts test. Removed Gain = 100 and Gain = 100V/V in both description and conditions columns respectively. -Page 9: Added VRS+= 12V to Figures 16, 17, 18. -Page 11: Added VRS+= 12V to Figures 30, 31, 32. -Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. -Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	4/8/10		Removed "Coming Soon" from evaluation boards in "Ordering Information" on page 3.
Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through Added +85°C curves to Figures 6 thru 14, 20 thru 28, 34 thru 42, and Figures 48 thru 56. Modified Figure 70. 2/4/10 FN6548.1 -Page 1: Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Featuresremoved "Low Input Offset Voltage 250µV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. -Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50. -Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vsense = 100mV SR test. Under conditions columndeleted what was there. It now reads Pulse on RS+pin, See Figure 51. -Page 6: ts test. Removed Gain = 100 and Gain = 100V/V in both description and conditions columns respectively. -Page 9: Added VRS+= 12V to Figures 16, 17, 18. -Page 11: Added VRS+= 12V to Figures 30, 31, 32. -Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. -Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	4/7/10		Updated Package Drawing Number in the "Ordering Information" on page 3 for the 20V, 50V and 100V options from MDP0038 to P50.64A. Revised package outline drawing from MDP0038 to P5.064A on page 24. MDP0038 package contained 2 packages for both the 5 and 6 Ld SOT-23. MDP0038 was obsoleted and the packages were separated and made into 2 separate package outline drawings; P5.064A and P6.064A. Changes to the 5 Ld SOT-23 were to move dimensions from table onto drawing, add land
Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Featuresremoved "Low Input Offset Voltage 250µV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. -Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50. -Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vsense = 100mV SR test. Under conditions columndeleted what was there. It now reads Pulse on RS+pin, See Figure 51. -Page 6: ts test. Removed Gain = 100 and Gain = 100V/V in both description and conditions columns respectively. -Page 9: Added VRS+= 12V to Figures 16, 17, 18. -Page 11: Added VRS+= 12V to Figures 30, 31, 32. -Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. -Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure.	3/10/10	FN6548.2	Added adjustable block diagram (Page 2), Added adjustable gain limits to electrical spec table, added Figures 47 through 60,
-Figs 9, 27, and 41 change "LOW SIDE" to "VRS = 0.1V", where RS is subscript.	2/4/10	FN6548.1	Edited last sentence of paragraph 2. Moved order of GAIN listings from 20, 50, 100 to 100, 50, 20 in the 3rd paragraph. Under Featuresremoved "Low Input Offset Voltage 250µV, max" Under Features moved order of parts listing from 20, 50, 100 (from top to bottom) to 100, 50, 20. -Page 3: Removed coming soon on ISL28006FH50Z and ISL28006FH20Z and changes the order or listing them to 100, 50, 20. -Page 5: VOA test. Under conditions columndeleted 20mV to. It now reads Vsense = 100mV SR test. Under conditions columndeleted what was there. It now reads Pulse on RS+pin, See Figure 51 -Page 6: ts test. Removed Gain = 100 and Gain = 100V/V in both description and conditions columns respectively. -Page 9: Added VRS+= 12V to Figures 16, 17, 18. -Page 11: Added VRS+= 12V to Figures 30, 31, 32. -Page 13 & 14: Added VRS+= 12V to Figures 44, 45, 46. -Page 14 Added Figure 51 and adjusted figure numbers to account for the added figure. -Figs 8, 26, and 40 change "HIGH SIDE" to "VRS = 12V", where RS is subscript.

ISL28006

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28006

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product-tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


intersil


Package Outline Drawing


P5.064A


5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10












NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


Package Outline Drawing


P6.064

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4, 2/10





TOP VIEW





TYPICAL RECOMMENDED LAND PATTERN





NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. Package conforms to JEDEC MO-178AB.