

Data Sheet December 17, 2010 FN6189.4

# TFT-LCD I<sup>2</sup>C Programmable VCOM Calibrator

The  $V_{COM}$  voltage of an LCD panel needs to be adjusted to remove flicker. This part provides a digital interface to control the sink-current output that attaches to an external voltage divider. The increase in output sink current lowers the voltage on the external divider, which is applied to an external  $V_{COM}$  buffer amplifier. The desired  $V_{COM}$  setting is loaded from an external source via a standard 2-wire  $I^2C$  serial interface. At power up, the part automatically comes up at the last programmed EEPROM setting.

An external resistor attaches to the SET pin and sets the full-scale sink current that determines the lowest voltage of the external voltage divider.

The ISL45041 is available in an 8 Ld 3mm x 3mm TDFN package with a maximum thickness of 0.8mm for ultra thin LCD panel design.

An evaluation kit complete with software to control the DCP from a computer is available. Reference Application Note <u>AN1275</u> and "Ordering Information".

## **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL45041IRZ	041Z	0 to +85	8 Ld 3x3 TDFN	L8.3x3A
ISL45041EVAL1Z	Evaluation Board			

## NOTE:

- Add "-T\*" suffix for tape and reel. Please refer to <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL45041</u>. For more information on MSL, please see Technical Brief <u>TB363</u>.

#### Features


- · 128-Step Adjustable Sink Current Output
- 2.25V to 3.6V Logic Supply Voltage Operating Range (2.6V Minimum Programming Voltage)
- 4.5V to 18V Analog Supply Voltage Operating Range (10.8V Minimum Programming Voltage)
- I<sup>2</sup>C Interface With Addresses 100111x and 100110x
- · On-Chip 7-Bit EEPROM
- · Output Adjustment SET Pin
- Output Guaranteed Monotonic Over-Temperature
- Thin 8 Ld 3mm x 3mm DFN (0.8mm max)
- · Pb-free (RoHS compliant)

## **Applications**

· LCD Panels

### Pinout


ISL45041 (8 LD TDFN) TOP VIEW



# Pin Descriptions

PIN	TYPE	PULL U/D	FUNCTION
OUT	Output		Adjustable Sink Current Output Pin. The current that sinks into the OUT pin is equal to the DAC setting times the maximum adjustable sink current divided by 128. See SET pin function description for the maximum adjustable sink current setting.
$AV_{DD}$	Supply		High-Voltage Analog Supply. Bypass to GND with 0.1μF capacitor.
WP	Input	Pull-Down	Write Protect. Active Low. To enable programming, connect to $0.7^*V_{DD}$ supply or greater. The $\overline{WP}$ pin is designed for static control. It has an internal pull-down current sink. To avoid the possibly over-writing the EEPROM contents, no frequency above 1Hz should be applied to this input. Care should be taken to avoid any glitches on the input. When removing or applying mechanical jumpers, always ensure the $V_{DD}$ power is off. A high to low transition on the $\overline{WP}$ pin results in the register contents being loaded with EEPROM data.
GND	Supply		Ground connection.
V <sub>DD</sub>	Supply		Digital power supply input. Bypass to GND with 0.1µF capacitor.
SDA	In/Out		I <sup>2</sup> C Serial Data Input and Output.
SCL	Input		I <sup>2</sup> C Clock Input
SET	Analog		Maximum Sink Current Adjustment Point. Connect a resistor from SET to GND to set the maximum adjustable sink current of the OUT pin. The maximum adjustable sink current is equal to (AV <sub>DD</sub> /20) divided by RSET.

# **Block Diagram**



## **Absolute Maximum Ratings**

V <sub>DD</sub> to GND+4V Input Voltages to GND
SET
AVDD0.3V to +20V
Output Voltages to GND
OUT0.3V to +A <sub>VDD</sub>
ESD Rating
Human Body Model
Device (Tested per JESD22-A114E) 2kV
Input Pins (SCL, SDA) (Tested per JESD22-A114E) 4kV

## **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
8 Ld TDFN Package (Notes 4, 5)	53	11
Moisture Sensitivity (see Technical Brief T	ΓB363)	
All Packages		Level 2
Maximum Junction Temperature (Plastic F	Package)	+150°C
Maximum Storage Temperature Range	65	°C to +150°C
Pb-free reflow profile		ee link below
http://www.intersil.com/pbfree/Pb-FreeF	Reflow.asp	

## **Operating Conditions**

Temperature Range . . . . . . . . . . . . . . . . 0  $^{\circ}$ C to +85  $^{\circ}$ C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Test Conditions:  $V_{DD}$  = 3.3V,  $AV_{DD}$  = 18V,  $R_{SET}$  = 5kΩ, R1 = 10kΩ, R2 = 10kΩ; (See Figure 1) Unless Otherwise Specified. Typicals are at  $T_A$  = +25°C. **Boldface limits apply over the operating temperature range, 0°C to +85°C.** 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
POWER SUPPLY CHARACTERISTICS	I.	1	l l		ļ.	,1
V <sub>DD</sub> Supply Range Supporting EEPROM Programming	V <sub>DD</sub>		2.6		3.6	V
AV <sub>DD</sub> Supply Range Supporting EEPROM Programming	$AV_{DD}$		10.8		18	V
V <sub>DD</sub> Supply Range for Wide-Supply Operation (not supporting EEPROM programming)	$V_{DD}$		2.25		3.6	V
AV <sub>DD</sub> Supply Range for Wide-Supply Operation	$AV_{DD}$	2.6V < V <sub>DD</sub> < 3.6V	4.5		18	V
(not supporting EEPROM programming)		2.25V < V <sub>DD</sub> < 2.6V	4.5		13	V
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	(Note 7)			65	μΑ
AV <sub>DD</sub> Supply Current	I <sub>AVDD</sub>	(Note 8)			38	μΑ
DC CHARACTERISTICS	1		1			
SET Voltage Resolution	SET <sub>VR</sub>		7	7	7	Bits
SET Differential Nonlinearity	SET <sub>DN</sub>	Monotonic Over-Temperature			±1	LSB
SET Zero-Scale Error	SETZSE				±3	LSB
SET Full-Scale Error	SET <sub>FSE</sub>				±8	LSB
SET Current (R <sub>SET</sub> = 24.9KΩ and AV <sub>DD</sub> = 10V)	ISET	Through R <sub>SET</sub> (Note 11)		20		μΑ
SET External Resistance	SETER	To GND, AV <sub>DD</sub> = 18V	5		200	kΩ
		To GND, AV <sub>DD</sub> = 4.5V	2.25		45	kΩ
		To GND, AV <sub>DD</sub> = 15V, V <sub>DD</sub> = 3V V <sub>OUT</sub> > 2.5V (Note 12)	1.0		200	kΩ
AV <sub>DD</sub> to SET Voltage Attenuation	AVDD to SET	(Note 9)		1:20		V/V
OUT Settling Time	OUT <sub>ST</sub>	To ±0.5 LSB Error Band (Note 9)		8		μs
OUT Voltage Range	V <sub>OUT</sub>		V <sub>SET</sub> +0.5V		13	V
SET Voltage Drift	SET <sub>VD</sub>	25°C < T <sub>A</sub> < 55°C (Note 9)		<10		mV

**Electrical Specifications** Test Conditions:  $V_{DD} = 3.3V$ ,  $AV_{DD} = 18V$ ,  $R_{SET} = 5k\Omega$ ,  $R_{SET} = 10k\Omega$ ,  $R_{SET} = 10k\Omega$ ; (See Figure 1) Unless Otherwise Specified. Typicals are at  $T_A = +25$ °C. **Boldface limits apply over the operating temperature range, 0°C to +85°C. (Continued)** 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
SDA, SCL Input Logic High	I <sup>2</sup> CV <sub>IH</sub>		0.7*V <sub>DD</sub>			V
SDA, SCL Input Logic Low	I <sup>2</sup> CV <sub>IL</sub>				0.55	V
SDA, SCL Hysteresis		(Note 9)		260		mV
SDA Output Logic High	VOHS		V <sub>DD</sub> - 0.4			V
SDA Output Logic Low	VOLS	@ 3mA			0.4	V
WP Input Logic High	V <sub>IH</sub>		0.7*V <sub>DD</sub>			V
WP Input Logic Low	V <sub>IL</sub>				0.3*V <sub>DD</sub>	V
WP Hysteresis		(Note 9)		0.14V <sub>DD</sub>		V
WP Input Current	IL <sub>WPN</sub>		0.20		35	μA
I <sup>2</sup> C Timing	I	1				
SCL Clock Frequency	f <sub>SCL</sub>		0		400	kHz
I <sup>2</sup> C Clock High Time	tsch		0.6			μs
I <sup>2</sup> C Clock Low Time	t <sub>SCL</sub>		1.3			μs
I <sup>2</sup> C Spike Rejection Filter Pulse Width	t <sub>DSP</sub>		0		50	ns
I <sup>2</sup> C Data Set Up Time	t <sub>SDS</sub>		100			ns
I <sup>2</sup> C Data Hold Time	t <sub>SDH</sub>		900			ns
I <sup>2</sup> C SDA, SCL Input Rise Time	t <sub>ICR</sub>	Dependent on Load (Note 10)		20 + 0.1*Cb	1000	ns
I <sup>2</sup> C SDA, SCL Input Fall Time	t <sub>ICF</sub>	(Note 10)		20 + 0.1*Cb	300	ns
I <sup>2</sup> C Bus Free Time Between Stop and Start	t <sub>BUF</sub>		200			μs
I <sup>2</sup> C Repeated Start Condition Set-up	t <sub>STS</sub>		0.6			μs
I <sup>2</sup> C Repeated Start Condition Hold	tsth		0.6			μs
I <sup>2</sup> C Stop Condition Set-up	t <sub>SPS</sub>		0.6			μs
I <sup>2</sup> C Bus Capacitive Load	Cb				400	pF
SDA Pin Capacitance	C <sub>SDA</sub>				10	pF
SCL Pin Capacitance	C <sub>S</sub>				10	pF
EEPROM Write Cycle Time	t <sub>W</sub>				100	ms

### NOTES:

- 6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 7.  $I_{\mbox{\scriptsize DD}}$  current may increase to 2mA for 45ms or less during each EEPROM programming operation.
- 8. I<sub>AVDD</sub> current may increase to 1mA for 30ms or less during each EEPROM programming operation.
- 9. Simulated and Determined via Design and NOT Directly Tested.
- 10. Simulated and Designed According to I<sup>2</sup>C Specifications.
- 11. A typical Current of  $20\mu A$  is Calculated using  $AV_{DD}$  = 10V and  $R_{SET}$  = 24.9k $\Omega$ . Reference " $R_{SET}$  Resistor" in Figure 2.
- 12. Minimum value of R<sub>SET</sub> resistor guaranteed when: AV<sub>DD</sub> = 15V, V<sub>DD</sub> = 3.0V and when voltage on the VOUT pin is greater than 2.5V. Reference Equation 2 on page 5 with Setting = 128.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Application Information

This device provides the ability to reduce the flicker of an LCD panel by adjustment of the V<sub>COM</sub> voltage during production test and alignment. A 128-step resolution is provided under digital control, which adjusts the sink current of the output. The output is connected to an external voltage divider, so that the device will have the capability to reduce the voltage on the output by increasing the output sink current.




FIGURE 1. OUTPUT CONNECTION CIRCUIT EXAMPLE

The adjustment of the output is provided by the 2-wire I<sup>2</sup>C serial interface.

## **Expected Output Voltage**

The ISL45041 provides an output sink current, which lowers the voltage on the external voltage divider (V<sub>COM</sub> output voltage). Equation 1 and Equation 2 can be used to calculate the output current (I<sub>OUT)</sub> and output voltage (V<sub>OUT</sub>) values. The setting is the register value +1 with a value between 1 and 128.

$$I_{OUT} = \frac{Setting}{128} x \frac{AV_{DD}}{20(R_{SET})}$$
 (EQ. 1)

$$V_{OUT} = \left(\frac{R_2}{R_1 + R_2}\right) AV_{DD} \left(1 - \frac{Setting}{128} x \frac{R_1}{20(R_{SET})}\right)$$
 (EQ. 2)

Table 1 gives the calculated value of V<sub>OUT</sub> using the resistor values of:  $R_{SET}$  = 24.9k $\Omega$ ,  $R_1$  = 200k $\Omega$ ,  $R_2$  = 243k $\Omega$ , and  $AV_{DD} = 10V.$ 

TABLE 1.

SETTING VALUE	V <sub>OUT</sub>
1	5.486
10	5.313
20	5.141
30	4.969
40	4.797
50	4.625
60	4.453
70	4.281
80	4.109
90	3.936
100	3.764
110	3.592
128	3.282

## R<sub>SET</sub> Resistor

The external R<sub>SFT</sub> resistor sets the full-scale sink current, I<sub>SFT</sub> maximum, that determines the lowest voltage of the external voltage divider R<sub>1</sub> and R<sub>2</sub> (Figure 1). The voltage difference between the OUT pin and SET pin (Figure 2), which are also the drain and source of the output transistor, must be greater than 1.75V. This will keep the output transistor in its saturation region to maintain linear operation over the full range of register values. Expected current settings and 7-bit accuracy occurs when the output MOS transistor is operating in the saturation region. Figure 2 shows the internal connection for the output MOS transistor. The value of the AVDD supply sets the voltage at the source of the output transistor. This voltage is equal to (Setting/128) x (AVDD/20). The ISFT current is therefore equal to (Setting/128) x (AVDD/20 x RSFT). The drain voltage is calculated using Equation 2. The values of R<sub>1</sub> and R<sub>2</sub> (Equation 2) should be determined using IOUT maximum (setting equal to 128) so the minimum value of VOLIT is greater than 1.75V + AV<sub>DD</sub>/20.




FIGURE 2. OUTPUT CONNECTION CIRCUIT EXAMPLE

## Ramp-Up of the VDD Power Supply

The ramp-up from 10% V<sub>DD</sub> to 90% V<sub>DD</sub> level must be achieved in 10ms or less to ensure that the EEPROM and power-on-reset circuits are synchronized and the correct value is read from the EEPROM Memory.

## Power Supply Sequence

The recommended power supply sequencing is shown in Figure 3. When applying power, VDD should be applied before or at the same time as AVDD. The minimum time for t<sub>VS</sub> is 0µs. When removing power, the sequence of VDD and AVDD is not important.





FIGURE 3. POWER SUPPLY SEQUENCE


Do not remove VDD or AVDD within 100ms of the start of the EEPROM programming cycle. Removing power before the EEPROM programming cycle is completed may result in corrupted data in the EEPROM.

## I<sup>2</sup>C Bus Format.

#### ISL45041 I<sup>2</sup>C WRITE FORMAT



#### ISL45041 I2C READ FORMAT



R/W = 0 = WRITE R/W = 1 = READ


FIGURE 4. ISL45041 I<sup>2</sup>C READ AND WRITE FORMAT


# *I*<sup>2</sup>C Addressing

The ISL45041 will respond identically to either of two  $I^2C$  address: 1001110x and 1001111x. 100111x is the preferred address. To prevent bus conflicts, ensure that there are no other devices on the  $I^2C$  bus with either of the above addresses.

# **Package Outline Drawing**

## L8.3x3A 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 2/10






2X 1.950 6X 0.65


PIN #1 1

INDEX AREA 6

8X 0.30 ± 0.10

BOTTOM VIEW





#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- <u>4</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.20mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.