## Low Noise, Low Power, 16 Taps, Push Button Controlled Potentiometer

The Intersil ISL22512 is a three-terminal digitally-controlled potentiometer (XDCP) implemented by a resistor array composed of 15 resistive elements and a wiper switching network. The ISL22512 features a push button control, a shutdown mode, as well as an industry-leading $\mu$ TQFN package.
The push button control has individual $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ inputs for adjusting the wiper. To eliminate redundancy, the wiper position will automatically increment or decrement if one of these inputs is held longer than one second.

Forcing both $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ low for more than two seconds activates shutdown mode. Shutdown mode disconnects the top of the resistor chain and moves the wiper to the lowest position, minimizing power consumption.

The three terminals accessing the resistor chain naturally configure the ISL22512 as a voltage divider. A rheostat is easily formed by floating an end terminal or connecting it to the wiper.


## Features

- Solid-State Non-Volatile Potentiometer
- Push Button Controlled
- Single or Auto Increment/Decrement
- Fast Mode after 1s Button Press
- AUTOSTORE of Last Wiper Position or Manual Store of Wiper Position
- Shutdown Mode
- 16 Wiper Tap Points
- Middle Scale Wiper Position on Power-Up
- Low Power CMOS
- $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V
- Terminal Voltage, 0 to $\mathrm{V}_{\mathrm{CC}}$
- Standby Current, 3 3 A max
- $\mathrm{R}_{\text {TOTAL }}$ Value $=10 \mathrm{k} \Omega$
- High Reliability
- Endurance: 1,000,000 data changes per bit per register
- Register data retention: 50 years @ T $\leq+55^{\circ} \mathrm{C}$
- Packages
- 8 Ld SOIC
- 10 Ld $\mu$ TQFN ( $2.1 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ )
- Pb-Free (RoHS Compliant)


## Applications

- Volume Control
- LED/LCD Brightness Control
- Contrast Control
- Programming Bias Voltages
- Ladder Networks


## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | $\mathbf{R}_{\text {TOTAL }}$ <br> $(\mathbf{k} \Omega)$ | TEMP. <br> RANGE( $\left.{ }^{\circ} \mathbf{C}\right)$ | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :---: | :--- | :--- |
| ISL22512WFB8Z* (Note 1) | 22512 WFBZ | 10 | -40 to +125 | 8 Ld SOIC |  |
| ISL22512WFRU10Z-TK (Note 2) | GE | 10 | -40 to +125 | 10 Ld $\mu$ TQFN <br> Tape and Reel | L10.2.1x1.6A |

*Add "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Pinouts

ISL22512
(8 LD SOIC)
TOP VIEW


ISL22512
(10 LD MTQFN) TOP VIEW

NC

|  | - | 101 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{P U}}$ | 11 | - 」 | ¢ 9 | $\mathrm{V}_{\mathrm{Cc}}$ |
| $\overline{\text { PD }}$ | -1 |  | $\stackrel{8}{8}$ | ASE |
|  | - ${ }^{\text {- }}$ |  | L |  |
| RH | 31 |  | 17 | RL |
|  | - |  | - |  |
| $\mathrm{v}_{\text {SS }}$ | 47 |  | ' 6 | RW |
|  | - - | 10 ! | - - |  |

## Pin Descriptions

| $\begin{aligned} & \hline \text { SOIC } \\ & \text { PIN } \end{aligned}$ | $\mu$ TQFN PIN | SYMBOL | BRIEF DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | 1 | $\overline{\mathrm{PU}}$ | The $\overline{\mathrm{PU}}$ is a falling-edge triggered input with internal pull-up. Toggling $\overline{\mathrm{PU}}$ will move the wiper close to RH terminal. |
| 2 | 2 | $\overline{P D}$ | The $\overline{\mathrm{PD}}$ is a falling-edge triggered input with internal pull-up. Toggling $\overline{\mathrm{PD}}$ will move the wiper close to RL terminal. |
| 3 | 3 | RH | The RH and RL pins of the ISL22512 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{S S}$ and the maximum is $V_{C C}$. The terminology of $R H$ and $R L$ references the relative position of the terminal in relation to wiper movement direction selected by the $\overline{\mathrm{PU}} / \overline{\mathrm{PD}}$ input. |
| 4 | 4 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 5 | 6 | RW | The RW pin is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer. |
| 6 | 7 | RL | The RH and RL pins of the ISL22512 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{S S}$ and the maximum is $V_{C C}$. The terminology of $R H$ and $R L$ references the relative position of the terminal in relation to wiper movement direction selected by the $\overline{\mathrm{PU}} / \overline{\mathrm{PD}}$ input. |
| 7 | 8 | $\overline{\text { ASE }}$ | Active low AUTOSTORE enable input or Manual Store active low input |
| 8 | 9 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |
|  | 5,10 | NC | No connection |

## Block Diagrams



GENERAL


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage at $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ Pin with Respect to GND | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3$ |
| $\mathrm{V}_{\text {CC }}$ | -0.3 V to +6 V |
| Voltage at any DCP Pin with Respect to GND. | -0.3V to $\mathrm{V}_{\mathrm{Cc}}$ |
| IW (10s) | . $\pm 6 \mathrm{~mA}$ |
| Latchup . . . . . . . . . . . . . . . . . . . . . . . Class | Level A @ +125 ${ }^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| Human Body Model |  |
| Machine Model. |  |

## Thermal Information



## Recommended Operating Conditions

Temperature Range (Extended Industrial). . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


Power Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 mW
Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 3.0 \mathrm{~mA}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES:
3. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
4. $\theta_{\mathrm{Jc}}$ is for the location in the center of the exposed metal pad on the package underside.

Potentiometer Specifications Over recommended operating conditions, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 18) | TYP <br> (Note 5) | MAX <br> (Note 18) | UNIT |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |

VOLTAGE DIVIDER MODE (0V @ R $\mathrm{R}_{\mathrm{L}}$; $\mathrm{V}_{\mathrm{Cc}}$ @ RH; measured at RW unloaded)

| INL <br> (Note 10) | Integral Non-Linearity | -1 |  | 1 | LSB <br> (Note 6) |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| DNL <br> (Note 9) | Differential Non-Linearity | Monotonic over all tap positions | -0.5 |  | 0.5 | LSB <br> $($ Note 6) |
| ZSerror <br> (Note 7) | Zero-scale Error |  | 0 | 0.1 | 2 | LSB <br> $($ Note 6) |
| FSerror <br> (Note 8) | Full-scale Error |  | -2 | -0.1 | 0 | LSB <br> $($ Note 6$)$ |
| TC <br> (Note 11) | Ratiometric Temperature Coefficient | Wiper from 5 hex to 1F hex |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| f $_{\text {CUTOFF }}$ | 3dB Cut-Off Frequency | Wiper at the middle scale |  | 500 | kHz |  |

RESISTOR MODE (Measurements between RW and RL with RH not connected, or between RW and RH with RL not connected)

| RINL <br> (Note 15) | Integral Non-Linearity | DCP register set between 1 hex and 1F hex; <br> monotonic over all tap positions | -1.5 |  | 1.5 | MI <br> (Note 12) |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| RDNL <br> (Note 14) | Differential Non-Linearity |  | -0.5 |  | 0.5 | MI <br> (Note 12) |
| Roffset <br> (Note 13) | Offset |  | 0 | 1 | 2 | MI <br> (Note 12) |

## DC Electrical Specifications

Over recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 18) | TYP <br> (Note 5) | MAX (Note 18) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $l_{\text {cc }}$ | $\mathrm{V}_{\text {CC }}$ Active Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, perform wiper move operation |  |  | 150 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current During Store Operation | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, perform non-volatile store operation |  |  | 2 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Current |  |  | 0.6 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Lkg }}$ | $\overline{\text { PU }}$, $\overline{\text { PD }}$ Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{PU}}, \overline{\mathrm{PD}}$ Input HIGH Voltage |  | $\mathrm{V}_{C C} \times 0.7$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | $\overline{\mathrm{PU}}, \overline{\mathrm{PD}}$ input LOW Voltage |  |  |  | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ | V |
| $\begin{gathered} \mathrm{C}_{\mathrm{IN}} \\ \text { (Note 17) } \end{gathered}$ | $\overline{\text { PU, }} \overline{\text { PD }}$ Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 10 |  | pF |
| Rpull_up (Note 17) | Pull-Up Resistor for $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ |  |  | 1 |  | $\mathrm{M} \Omega$ |
| EEPROM SPECIFICATIONS |  |  |  |  |  |  |
|  | EEPROM Endurance |  | 1,000,000 |  |  | Cycles |
|  | EEPROM Retention | Temperature $\leq+55^{\circ} \mathrm{C}$ | 50 |  |  | Years |

## AC Electrical Specifications

Over recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | $\begin{gathered} \text { MIN } \\ \text { (Note 18) } \end{gathered}$ | $\begin{aligned} & \text { TYP } \\ & \text { (Note 5) } \end{aligned}$ | $\begin{gathered} \text { MAX } \\ \text { (Note 18) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {GAP }}$ | Time Between Two Separate Push Button Events | 2 |  |  | ms |
| $\mathrm{t}_{\mathrm{DB}}$ | Debounce Time |  | 15 | 28 | ms |
| $\mathrm{t}_{\text {S SLOW }}$ | Wiper Change on a Slow Mode | 100 | 250 | 390 | ms |
| $\mathrm{t}_{\text {S FAST }}$ | Wiper Change on a Fast Mode | 25 | 50 | 78 | ms |
| $\begin{gathered} \mathrm{t}_{\text {stdn }} \\ \text { (Note 17) } \end{gathered}$ | Time to Enter Shutdown Mode (keep $\overline{\text { PU }}$ and $\overline{\text { PD }}$ LOW) |  | 2 |  | s |
| $t_{\text {pu }}$ | Power-Up to Wiper Stable |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ VCC | $\mathrm{V}_{\text {CC }}$ Power-Up Rate | 0.2 |  | 50 | V/ms |

## NOTES:

5. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
6. LSB: $\left[V(R W)_{15}-V(R W)_{0}\right] / 15 . V(R W)_{31}$ and $V(R W)_{0}$ are voltage on $R W$ pin for the DCP register set to $0 F$ hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
7. ZS error $=\mathrm{V}(\mathrm{RW})_{0} / \mathrm{LSB}$.
8. FS error $=\left[\mathrm{V}(\mathrm{RW})_{31}-\mathrm{V}_{\mathrm{Cc}}\right] / \mathrm{LSB}$.
9. $D N L=\left[V(R W)_{i}-V(R W)_{i-1}\right] / L S B-1$, for $i=1$ to $15 ; i$ is the $D C P$ register setting.
10. $\operatorname{INL}=\left[\mathrm{V}(\mathrm{RW})_{\mathrm{i}}-\mathrm{i} \cdot \operatorname{LSB}-\mathrm{V}(R W)\right] / L S B$ for $\mathrm{i}=1$ to 15
11. $\Gamma C_{V}=\frac{\operatorname{Max}\left(V(R W)_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{+165^{\circ} \mathrm{C}}$ foltage $\mathrm{i}=5$ to 15 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Max () is the minimum value of the wiper voltage over the temperature range.
12. $\mathrm{MI}=\left|R W_{15}-R W_{0}\right| / 15$. MI is a minimum increment. $R W_{15}$ and $R W_{0}$ are the measured resistances for the DCP register set to 1 F hex and 00 hex respectively.
13. Roffset $=\mathrm{RW}_{0} / \mathrm{MI}$, when measuring between RW and RL.

Roffset $=R W_{15} / \mathrm{MI}$, when measuring between RW and RH.
14. $R D N L=\left(R W_{i}-R W_{i-1}\right) / M I$, for $i=1$ to 15 .
15. RINL $=\left[R W_{i}-(M I \cdot i)-R W_{0}\right] / M I$, for $i=1$ to 15 .
16. $T C_{R}=\frac{[\operatorname{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\mathrm{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{+165^{\circ} \mathrm{C}}$ for $\mathrm{i}=5$ to $15, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. $\operatorname{Max}()$ is the maximum value of the resistance and Min() is the
17. Limits should be considered typical and are not production tested.
18. Parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Temperature limits established by characterization and are not production tested.

## Slow Mode Timing



* MI in the AC timing diagram refers to the minimum incremental change in the wiper voltage.


## Fast Mode Timing


*MI in the AC timing diagram refers to the minimum incremental change in the wiper voltage.

## Shutdown Mode Timing



## AUTOSTORE Mode Timing



## Typical Performance Curves



FIGURE 1. WIPER RESISTANCE vs TAP POSITION
[ $\left.\mathrm{I}(\mathrm{RW})=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }}\right]$ FOR 10k $\Omega(\mathrm{W})$


FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10 \mathrm{k} \Omega$ (W)


FIGURE 5. ZS ERROR vs TEMPERATURE


FIGURE 2. STANDBY $I_{C C}$ vs TEMPERATURE


FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10 \mathrm{k} \Omega$ (W)


FIGURE 6. FS ERROR vs TEMPERATURE

## Typical Performance Curves (Continued)



FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 10k $\Omega$ (W)


FIGURE 9. END TO END RTOTAL \% CHANGE vs TEMPERATURE


FIGURE 11. TC FOR RHEOSTAT MODE IN ppm


FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR $10 \mathrm{k} \Omega(\mathrm{W})$


FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm
 FIGURE 12. FREQUENCY RESPONSE (500kHz)

## Power-Up and Down Requirements

There are no restrictions on the power-up or power-down conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins provided that $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{RH}}$ and $\mathrm{V}_{\mathrm{RL}}$, i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{RH}}, \mathrm{V}_{\mathrm{RL}}$. The $\mathrm{V}_{\mathrm{CC}}$ ramp rate specification is always in effect.

## Pin Descriptions

## RH and RL

The RH and RL pins of the ISL22512 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of RH and RL references the relative position of the terminal in relation to wiper movement direction.

## RW

The RW pin is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer.

## $\overline{P U}$

The debounced $\overline{\mathrm{PU}}$ input is used to increment the wiper position. An on-chip pull-up holds the $\overline{\text { PU }}$ input HIGH. A switch closure to ground or a LOW logic level will, after a debounce time, move the wiper to the next adjacent higher tap position.

## $\overline{P D}$

The debounced $\overline{\mathrm{PD}}$ input is used to decrement the wiper position. An on-chip pull-up holds the $\overline{\mathrm{PD}}$ input HIGH. A switch closure to ground or a LOW logic level will, after a debounce time, move the wiper to the next adjacent lower tap position.

## ASE

The debounced $\overline{\text { ASE }}$ (AUTOSTORE enable) pin can be in one of two states:

1. AUTOSTORE is enabled if $\overline{\text { ASE }}$ is held LOW during power-up.
2. AUTOSTORE is disabled if $\overline{\text { ASE }}$ is held HIGH during power-up. A LOW to HIGH transition will initiate a manual store operation. This is for the user who wishes to connect a push button switch to this pin. For every valid push, the ISL22512 will store the current wiper position to the EEPROM.

## Device Operation

There are three sections of the ISL22512: the input control, counter and decode section; the EEPROM memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch, connecting a point on the resistor array to the wiper output. Under the proper conditions, the contents of the counter can be stored in EEPROM memory and retained for future use. The resistor
array is comprised of 15 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The ISL22512 is designed to interface directly to two push button switches for effectively moving the wiper up or down. The $\overline{P U}$ and $\overline{P D}$ inputs increment or decrement a 4-bit counter respectively. The output of this counter is decoded to select one of the thirty-two wiper positions along the resistive array. The wiper increment input, $\overline{\mathrm{PU}}$ and the wiper decrement input, $\overline{\mathrm{PD}}$ are both connected to an internal pull-up so that they normally remain HIGH. When pulled LOW by an external push button switch or a logic LOW level input, the wiper will be switched to the next adjacent tap position.

Internal debounce circuitry prevents inadvertent switching of the wiper position if $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ remain LOW for less than 15 ms , typical. Each of the buttons can be pushed either once for a single increment/decrement or continuously for a multiple increments/decrements. The number of increments/decrements of the wiper position depends on how long the button is being pushed. When making a continuous push, after the first second, the increment/decrement speed increases. For the first second, the device will be in the slow scan mode. Then, if the button is held for longer than 1 second, the device will go into the fast scan mode. As soon as the button is released, the ISL22512 will return to a standby condition.

If two or more buttons are pressed simultaneously, all commands are ignored upon release of ALL buttons, except Shutdown Mode condition.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

## AUTOSTORE

The value of the counter is stored in EEPROM memory after 2 seconds of no activity on $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ inputs while $\overline{\mathrm{ASE}}$ is enabled (held LOW). When power is restored, the content of the memory is recalled and the counter resets to the last value stored.

If AUTOSTORE is to be implemented, $\overline{\text { ASE }}$ is typically hard wired to $\mathrm{V}_{\mathrm{SS}}$. If $\overline{\mathrm{ASE}}$ is held HIGH during power-up and then taken LOW, the wiper will not respond to the $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ inputs until $\overline{\text { ASE }}$ is brought HIGH and held HIGH.

## Manual (Push Button) Store

When $\overline{\text { ASE }}$ is not enabled (held HIGH), a push button switch may be used to pull $\overline{\text { ASE }}$ LOW for more than 15 ms and released to perform a manual store of the wiper position.

During memory write cycle all inputs will be ignored.

## Shutdown Mode

The ISL22512 enters into Shutdown Mode if both $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ inputs are kept LOW for 2 seconds. In this mode, the resistors array is totally disconnected from its RH pin and the wiper is moved to position closest to RL pin, as shown in Figure 13. Note, that $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ inputs must be pulled LOW within $t_{D B}$ time window of 15 ms , see "Shutdown Mode Timing" on page 5 . Otherwise all command will be ignored till both inputs will be released.


FIGURE 13. DCP CONNECTION IN SHUTDOWN MODE

Holding either $\overline{\mathrm{PU}}, \overline{\mathrm{PD}}$ or $\overline{\mathrm{ASE}}$ input LOW for more than 15 ms will exit shutdown mode and return wiper to prior shutdown position. If $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ will be held LOW for more than 250 ms , the ISL22512 will start auto-increment or auto-decrement of wiper position.

## $R_{\text {TOTAL }}$ with $V_{C C}$ Removed

The end- to-end resistance of the array will fluctuate once $V_{C C}$ is removed.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
| :---: | :---: | :--- |
| $07 / 06 / 09$ | FN6679.2 | Added reliability information on page 1 under Features and EEPROM Specifications in DC Electrical Spec <br> Table. <br> Changed Tja for 8 LD SOIC from "120" to "125" <br> Added Revision History |
| $07 / 17 / 08$ | FN6679.1 | 1. Removed U option specs from table as there is no U option for this device. <br> 2. Updated Pb-free note to new verbiage. |
| $03 / 24 / 08$ | FN6679.0 | Initial Release to web |

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |  |  |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |  |  |  |  |  |  |  |  |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |  |  |  |  |  |  |  |  |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |  |  |  |  |  |  |  |  |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |  |  |  |  |  |  |  |  |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |  |  |  |  |  |  |  |  |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |  |  |  |  |  |  |  |  |
| e | 0.050 |  | BSC | 1.27 |  |  |  |  |  |  |  |  |  |
| BSC | - |  |  |  |  |  |  |  |  |  |  |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |  |  |  |  |  |  |  |  |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |  |  |  |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |  |  |  |
| N | 8 |  |  |  |  |  |  | 8 |  |  |  |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |  |  |  |  |  |  |  |  |

Rev. 1 6/05

## Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)

L10.2.1x1.6A
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF |  |  | - |
| b | 0.15 | 0.20 | 0.25 | 5 |
| D | 2.05 | 2.10 | 2.15 | - |
| E | 1.55 | 1.60 | 1.65 | - |
| e | 0.50 BSC |  |  | - |
| k | 0.20 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | - |
| N |  | 10 |  | 2 |
| Nd |  | 4 |  | 3 |
| Ne |  | 1 |  | 3 |
| $\theta$ | 0 | - | 12 | 4 |

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05 mm .
8. Maximum allowable burrs is 0.076 mm in all directions.
9. Same as JEDEC MO-255UABD except: No lead-pull-back, "A" MIN dimension $=0.45$ not 0.50 mm "L" MAX dimension = 0.45 not 0.42 mm .
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

