


### General Description

Switching regulator and DC-DC converter applications. It is mainly suitable for power management in notebook, portable equipment and battery powered systems.

### FEATURES

- N-Channel
  - :  $V_{DSS}=30V$ ,  $I_D=7A$ .
  - :  $R_{DS(ON)}=17m\ \Omega$  (Typ.) @  $V_{GS}=10V$ .
  - :  $R_{DS(ON)}=22m\ \Omega$  (Typ.) @  $V_{GS}=4.5V$ .
- P-Channel
  - :  $V_{DSS}=-30V$ ,  $I_D=-5.5A$ .
  - :  $R_{DS(ON)}=35m\ \Omega$  (Typ.) @  $V_{GS}=-10V$ .
  - :  $R_{DS(ON)}=51m\ \Omega$  (Typ.) @  $V_{GS}=-4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- Reliable and rugged.





### MAXIMUM RATING (Ta=25 °C)


| CHARACTERISTIC                       |           | SYMBOL       | N-Ch      | P-Ch | UNIT |
|--------------------------------------|-----------|--------------|-----------|------|------|
| Drain-Source Voltage                 |           | $V_{DSS}$    | 30        | -30  | V    |
| Gate-Source Voltage                  |           | $V_{GSS}$    | ±20       | ±20  | V    |
| Drain Current                        | DC        | $I_D^*$      | 7         | -5.5 | A    |
|                                      | Pulsed    | $I_{DP}$     | 28        | -20  |      |
| Drain Power Dissipation              | Ta=25 °C  | $P_D^*$      | 2         |      | W    |
|                                      | Ta=100 °C |              | 0.8       |      |      |
| Maximum Junction Temperature         |           | $T_j$        | 150       |      | °C   |
| Storage Temperature Range            |           | $T_{stg}$    | -55 ~ 150 |      | °C   |
| Thermal Resistance, Junction to Case |           | $R_{thJA}^*$ | 62.5      |      | °C/W |

\* : Surface Mounted on FR4 Board,  $t \leq 10$ sec.

### PIN CONNECTION (TOP VIEW)



N-Channel MOSFET



P-Channel MOSFET

# KMA7D0NP30Q

## ELECTRICAL CHARACTERISTICS (Ta=25 °C)

| CHARACTERISTIC                     | SYMBOL                                  | TEST CONDITION   | MIN.         | TYP. | MAX. | UNIT |     |
|------------------------------------|---|--|--------------|------|------|------|-----|
| <b>Static</b>                      |   |  |              |      |      |      |     |
| Drain-Source Breakdown Voltage     | BV <sub>DSS</sub>                       | I <sub>D</sub> =±250 μA, V <sub>GS</sub> =0V   | N-Ch         | 30   | -    | -    | V   |
|                                    |   |  | P-Ch         | -30  | -    | -    |     |
| Drain Cut-off Current              | I <sub>DSS</sub>                        | V <sub>DS</sub> =24V, V <sub>GS</sub> =0V  | N-Ch         | -    | -    | 1    | μA  |
|                                    |   | V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V   | P-Ch         | -    | -    | -1   |     |
| Gate Threshold Voltage             | V <sub>th</sub>                         | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =±250 μA   | N-Ch         | 1    | 1.5  | 2    | V   |
|                                    |   |  | P-Ch         | -1   | -1.5 | -2   |     |
| Gate Leakage Current               | I <sub>GSS</sub>                        | V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V   | N-Ch<br>P-Ch | -    | -    | ±100 | nA  |
| Drain-Source ON Resistance         | R <sub>DS(ON)</sub> <sup>(Note 1)</sup> | V <sub>GS</sub> =10V, I <sub>D</sub> =7A<br>V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A<br>V <sub>GS</sub> =-10V, I <sub>D</sub> =-5.5A<br>V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A | N-Ch         | -    | 17   | 24   | m Ω |
|                                    |   |  |              | -    | 22   | 30   |     |
|                                    |   |  | P-Ch         | -    | 35   | 56   |     |
|                                    |   |  |              | -    | 51   | 78   |     |
| Source-Drain Diode Forward Voltage | V <sub>SD</sub> <sup>(Note 1)</sup>     | I <sub>DR</sub> =2A, V <sub>GS</sub> =0V<br>I <sub>DR</sub> =-2.3A, V <sub>GS</sub> =0V  | N-Ch         | -    | 0.7  | 1.3  | V   |
|                                    |   |  | P-Ch         | -    | -0.7 | -1.3 |     |
| <b>Dynamic</b> <sup>(Note 2)</sup> |   |  |              |      |      |      |     |
| Total Gate Charge                  | Q <sub>g</sub>                          | N-Channel<br>V <sub>DS</sub> =15V, I <sub>D</sub> =7A<br>V <sub>GS</sub> =10V  | N-Ch         | -    | 19   | 28   | nC  |
|                                    |   |  | P-Ch         | -    | 33   | 43   |     |
| Gate-Source Charge                 | Q <sub>gs</sub>                         | P-Channel<br>V <sub>DS</sub> =-15V, I <sub>D</sub> =-5.5A<br>V <sub>GS</sub> =-10V   | N-Ch         | -    | 1.6  | -    |     |
|                                    |   |  | P-Ch         | -    | 5    | -    |     |
| Gate-Drain Charge                  | Q <sub>gd</sub>                         | (Fig.1)  | N-Ch         | -    | 3.6  | -    |     |
|                                    |   |  | P-Ch         | -    | 4    | -    |     |
| Turn-on Delay time                 | t <sub>d(on)</sub>                      | N-Channel<br>V <sub>DD</sub> =15V, I <sub>D</sub> =2A<br>V <sub>IN</sub> =10V, R <sub>G</sub> =6 Ω<br>R <sub>L</sub> =7.5 Ω  | N-Ch         | -    | 11   | 20   | ns  |
|                                    |   |  | P-Ch         | -    | 12   | 24   |     |
| Turn-on Rise time                  | t <sub>r</sub>                          | (Fig.2)  | N-Ch         | -    | 17   | 28   |     |
|                                    |   |  | P-Ch         | -    | 15   | 29   |     |
| Turn-off Delay time                | t <sub>d(off)</sub>                     | P-Channel<br>V <sub>DD</sub> =-15V, I <sub>D</sub> =-2A<br>V <sub>IN</sub> =-10V, R <sub>G</sub> =6 Ω<br>R <sub>L</sub> =7.5 Ω   | N-Ch         | -    | 36   | 62   |     |
|                                    |   |  | P-Ch         | -    | 35   | 60   |     |
| Turn-off Fall time                 | t <sub>f</sub>                          | (Fig.2)  | N-Ch         | -    | 20   | 36   |     |
|                                    |   |  | P-Ch         | -    | 15   | 30   |     |
| Input Capacitance                  | C <sub>iss</sub>                        | N-Channel<br>V <sub>DS</sub> =25V, V <sub>GS</sub> =0V<br>f=1.0MHz   | N-Ch         | -    | 835  | -    | pF  |
|                                    |   |  | P-Ch         | -    | 950  | -    |     |
| Reverse Transfer Capacitance       | C <sub>rss</sub>                        | P-Channel<br>V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V<br>f=1.0MHz  | N-Ch         | -    | 15   | -    |     |
|                                    |   |  | P-Ch         | -    | 110  | -    |     |
| Output Capacitance                 | C <sub>oss</sub>                        | (Fig.2)  | N-Ch         | -    | 145  | -    |     |
|                                    |   |  | P-Ch         | -    | 160  | -    |     |


Note 1) Pulse test : Pulse width ≤300 μs, duty cycle ≤2%

Note 2) Guaranteed by design, not subject to production testing.


# KMA7D0NP30Q

## N-Channel


$I_D - V_{DS}$




$I_D - V_{GS}$




$V_{th} - T_j$




$R_{DS(ON)} - I_D$



$I_S - V_{SD}$




$R_{DS(ON)} - T_j$




# KMA7D0NP30Q


C - V<sub>DS</sub>




Q<sub>g</sub>- V<sub>GS</sub>



Safe Operation Area









R<sub>th</sub>




# KMA7D0NP30Q

## P-Channel




# KMA7D0NP30Q


C - V<sub>DS</sub>




Q<sub>g</sub>- V<sub>GS</sub>



Safe Operation Area



R<sub>th</sub>



## N -Channel

Fig. 1 Gate Charge





Fig. 2 Resistive Load Switching



## P -Channel

Fig. 1 Gate Charge




Fig. 2 Resistive Load Switching

