

100-Pin TQFP Commercial Temp Industrial Temp

4Mb Pipelined and Flow Through Synchronous NBT SRAMs

250 MHz–100 MHz 3.3 V $\rm V_{DD}$ 2.5 V and 3.3 V $\rm V_{DDQ}$

Features

- 256K x 18 and 128K x 36 configurations
- User configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- Pin-compatible with 2Mb, 9Mb and 18Mb devices
- 3.3 V + 10% / -5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBOpin for Linear or Interleave Burst mode
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- · Clock Control, registered address, data, and control
- ZZ Pin for automatic power-down
- RoHS-compliant 100-lead TQFP package

Functional Description

The GS840Z18/36CGT is a 4Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (\overline{LBO}) must be tied to a power rail for proper operation. Asynchronous inputs include the sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS840Z18/36CGT may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.


The GS840Z18/36CGT is implemented with GSI's high performance CMOS technology and is available in a 6/6 RoHS-compliant, JEDEC-standard 100-pin TQFP package.

Parameter Synopsis

		-250	-200	-166	-150	-100	
Pipeline	tCycle	4.0 ns	5.5 ns	6.0 ns	6.7 ns	10 ns	•
3-1-1-1	tKQ	2.5 ns	3.0 ns	3.5 ns	3.8 ns	4.5 ns	
3-1-1-1	IDD	TBD	TBD	TBD	TBD	TBD	
Flow	tKQ	5.5 ns	6.5 ns	7.0 ns	7.5 ns	12 ns	•
Through	tCycle	5.5 ns	6.5 ns	7.0 ns	7.5 ns	12 ns	
2-1-1-1	IDD	TBD	TBD	TBD	TBD	TBD	



GS840Z18CGT Pinout (Package T)




Note:

Pins marked with NC can be tied to either VDD or VSS. These pins can also be left floating.



GS840Z36CGT Pinout (Package T)



Note:


Pins marked with NC can be tied to either V_{DD} or V_{SS}. These pins can also be left floating.



100-Pin TQFP Pin Descriptions

Symbol	Туре	Description
A0, A1	ln	Burst Address Inputs; preload the burst counter
А	In	Address Inputs
CK	In	Clock Input Signal
BA	In	Byte Write signal for data inputs DQA1-DQA9; active low
Вв	In	Byte Write signal for data inputs DQB1-DQB9; active low
Bc	In	Byte Write signal for data inputs DQc1-DQc9; active low
BD	ln	Byte Write signal for data inputs DQD1-DQD9; active low
W	ln	Write Enable; active low
<u>E</u> 1	ln	Chip Enable; active low
E2	ln	Chip Enable; active high; for self decoded depth expansion
E 3	ln	Chip Enable; active low, for self decoded depth expansion
G	ln	Output Enable; active low
ADV	ln	Advance / Load—Burst address counter control pin
CKE	ln	Clock Input Buffer Enable; active low
DQA	I/O	Byte A Data Input and Output pins
DQB	I/O	Byte B Data Input and Output pins
DQc	I/O	Byte C Data Input and Output pins
DQD	I/O	Byte D Data Input and Output pins
ZZ	ln	Power down control; active high
FT	ln	Pipeline/Flow Through Mode Control; active low
LBO	In	Linear Burst Order; active low
V_{DD}	In	3.3 V power supply
V _{SS}	In	Ground
V_{DDQ}	ln	3.3 V output power supply for noise reduction
NC		No Connect

GS840Z18/36C NBT SRAM Functional Block Diagram





Functional Details

Clocking

Deassertion of the Clock Enable ($\overline{\text{CKE}}$) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipelined Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ $\overline{\text{Load}}$ pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, E2, and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

Function	\overline{w}	Ba	Вв	Bc	BD
Read	Н	X	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted low, all three chip enables ($\overline{E1}$, E2, and $\overline{E3}$) are active, the write enable input signal \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ($\overline{B}A$, $\overline{B}B$, $\overline{B}C$, and $\overline{B}D$) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The Pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.

Rev: 1.01 8/2011 6/22 © 2011, GSI Technology



Synchronous Truth Table

Operation	Туре	Address	СК	CKE	ADV	W	Вх	Ē1	E2	E ₃	G	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	L	L	Q	
Read Cycle, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	Н	L	High-Z	2
Dummy Read, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	Н	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	Н	L	Χ	L	D	3
Write Abort, Begin Burst	D	None	L-H	L	L	L	Н	L	Н	L	Χ	L	High-Z	1
Write Cycle, Continue Burst	В	Next	L-H	L	Н	Χ	L	Χ	Χ	Χ	Χ	L	D	1,3,10
Write Abort, Continue Burst	В	Next	L-H	L	Н	Х	Н	Х	Х	Х	Χ	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Н	Χ	Χ	Χ	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Χ	Х	Х	Χ	Н	Χ	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Χ	Х	Х	L	Χ	Χ	L	High-Z	
Deselect Cycle, Continue	D	None	L-H	L	Н	Х	Х	Χ	Χ	Χ	Χ	L	High-Z	1
Sleep Mode		None	Χ	Х	Х	Χ	Х	Χ	Χ	Χ	Х	Н	High-Z	
Clock Edge Ignore, Stall		Current	L-H	Н	Х	Χ	Х	Х	Х	Х	Χ	L	-	4


Notes:

- 1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- 2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the \overline{W} pin is sampled low but no Byte Write pins are active so no write operation is performed.
- 3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- 4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; $\overline{Bx} = High = All Byte Write signals are high; <math>\overline{Bx} = Low = One$ or more Byte/Write signals are Low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Key

Pipelined and Flow Through Read-Write Control State Diagram



Current State (n)

Next State (n+1)

Next State (n+1)

Next State (n+1)

Clock (CK)

Current State


Next State


Next State

Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram




Pipeline Mode Data I/O State Diagram





Notes

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.





Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Rev: 1.01 8/2011 9/22 © 2011, GSI Technology




Flow Through Mode Data I/O State Diagram





Notes

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipelined and Flow Through Read Write Control State Diagram



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (\overline{LBO}) . When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	<u>LBO</u>	L	Linear Burst
Buist Order Control	LBO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output negister Control		H or NC	Pipeline
Power Down Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}

Note:

There is a pull-up device on the \overline{FT} pin and a pull-down device on the ZZ pin , so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note:

The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:

The burst counter wraps to initial state on the 5th clock.




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull-down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep Mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on Pin 14. Not all vendors offer this option, however, most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Pin 66, a No Connect (NC) on GSI's GS840Z18/36 NBT SRAM, the Parity Error open drain output on GSI's GS881Z18/36 NBT SRAM, is often marked as a power pin on other vendor's NBT-compatible SRAMs. Specifically, it is marked V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. Users of GSI NBT devices who are not actually using the ByteSafeTM parity feature may want to design the board site for the RAM with Pin 66 tied high through a 1k ohm resistor in Pipeline mode applications or tied low in Flow Through mode applications in order to keep the option to use non-configurable devices open. By using the pull-up resistor, rather than tying the pin to one of the power rails, users interested in upgrading to GSI's ByteSafe NBT SRAMs (GS881Z18/36), featuring Parity Error detection and JTAG Boundary Scan, will be ready for connection to the active low, open drain Parity Error output driver at Pin 66 on GSI's TOFP ByteSafe RAMs.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{I/O}	Voltage on I/O Pins	-0.5 to $V_{DDQ} + 0.5 \ (\le 4.6 \text{ V max.})$	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/20	mA
Гоит	Output Current on Any I/O Pin	+/20	mA
P _D	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit
3.3 V Supply Voltage	V _{DD3}	3.0	3.3	3.6	V
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V
3.3 V V _{DDQ} I/O Supply Voltage	V _{DDQ3}	3.0	3.3	3.6	V
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.3	2.5	2.7	V

V_{DD3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}	2.0	_	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	_	0.8	V

Note:

 V_{IHO} (max) is voltage on V_{DDO} pins plus 0.3 V.



V_{DD2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V
Input Low Voltage	V_{IL}	-0.3	_	0.3*V _{DD}	V

Note:

 $\rm V_{IHO}$ (max) is voltage on $\rm V_{DDQ}$ pins plus 0.3 V.

Operating Temperature

Parameter	Symbol	Min.	Тур.	Max.	Unit
Junction Temperature (Commercial Range Versions)	T _J	0	25	85	°C
Junction Temperature (Industrial Range Versions)*	T _J	-40	25	100	°C

Note:


Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C°/W)
100 TQFP	4-layer	28.3	27.2	25.4	_	7.1


Notes:

- 1. Thermal Impedance data is based on a number of samples from mulitple lots and should be viewed as a typical number.
- 2. Please refer to JEDEC standard JESD51-6.
- 3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Note:

Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

^{*} The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



Capacitance

 $(T_A = 25^{o}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note:


These parameters are sample tested.

AC Test Conditions

Parameter	Conditions		
Input high level	V _{DD} – 0.2 V		
Input low level	0.2 V		
Input slew rate	1 V/ns		
Input reference level	V _{DD} /2		
Output reference level	V _{DDQ} /2		
Output load	Fig. 1		

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.





DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	-1 uA	1 uA
ZZ Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	−1 uA −1 uA	1 uA 100 uA
FT Input Current	I _{IN2}	$\begin{aligned} &V_{DD} \geq V_{IN} \geq V_{IL} \\ &0 \ V \leq V_{IN} \leq V_{IL} \end{aligned}$	−100 uA −1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	-1 uA	1 uA
Output High Voltage	V _{OH2}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V _{OH3}	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V

Operating Currents

					-2	50	-2	00	-1	66	-1	50	-1	00		
Parameter	Test Conditions	Mode		Symbol	0 to 70°C	-40 to 85°C	Unit									
			Pipeline	I _{DD} I _{DDQ}	195 30	215 30	170 25	190 25	160 25	180 25	140 20	160 20	120 15	140 15	mA	
Operating	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open		Flow Through	I _{DD} I _{DDQ}	155 25	175 25	140 20	160 20	135 20	155 20	130 15	150 15	110 15	130 15	mA	
Current			Pipeline	I _{DD} I _{DDQ}	180 15	200 15	155 15	175 15	140 10	160 10	130 10	150 10	110 10	130 10	mA	
			Flow Through	I _{DD} I _{DDQ}	145 15	165 15	130 10	150 10	125 15	145 15	120 8	140 8	110 10	130 10	mA	
Standby			Pipeline	I _{SB}	25	45	25	45	25	45	25	45	25	45	mA	
Current	Standby Current $ZZ \ge V_{DD} - 0.2 V$ —	_	Flow Through	I _{SB}	25	45	25	45	25	45	25	45	25	45	mA	
Deselect	Device Deselected;		Pipeline	I _{DD}	65	85	65	85	65	85	60	80	60	80	mA	
Current	All other inputs $\geq V_{IH}$ or $\leq V_{IL}$		_	Flow Through	I _{DD}	65	85	65	85	65	85	60	80	60	80	mA



AC Electrical Characteristics


	Darameter	Cumbal	-2	50	-2	00	-1	66	-1	50	-1	00	Ħ
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	Clock Cycle Time	tKC	4.0	_	5.5	_	6.0	_	6.7	_	10	_	ns
	Clock to Output Valid	tKQ	_	2.5	_	3.0	_	3.5	_	3.8	_	4.5	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Setup time	tS	1.2	_	1.4	_	1.5	_	1.5	_	2.0	_	ns
	Hold time	tH	0.2	_	0.4	_	0.5	_	0.5	_	0.5	_	ns
	Clock Cycle Time	tKC	5.5	_	6.5	_	7.0	_	7.5	_	12.0	_	ns
	Clock to Output Valid	tKQ	_	5.5	_	6.5	1	7.0	_	7.5	_	12.0	ns
Flow	Clock to Output Invalid	tKQX	2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
Through	Clock to Output in Low-Z	tLZ ¹	2.0	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	2.0	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.3	_	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.5	1.5	3.0	1.5	3.0	1.5	3.0	1.5	5	ns
	G to Output Valid	tOE	_	2.5	_	3.0	_	3.5	_	3.8	_	5	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.5	_	3.0	_	3.0	_	3.0	_	5	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	20	_	20	_	20	_	20	_	20	_	ns

Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Pipeline Mode Timing





Flow Through Mode Timing





*Note: \overline{E} = High(False) if $\overline{E1}$ = 1 or E2 = 0 or $\overline{E3}$ = 1



TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	_
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	
Y	Coplanarity			0.10
θ	Lead Angle	0°	—	7°





Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAMs

Org	Part Number ¹	Part Number ¹ Type Package		Speed ² (MHz/ns)	T _J ³
256K x 18	GS840Z18CGT-250	NBT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
256K x 18	GS840Z18CGT-200	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
256K x 18	GS840Z18CGT-166	NBT Pipeline/Flow Through	RoHS-compliant TQFP	166/7.0	С
256K x 18	GS840Z18CGT-150	NBT Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	С
256K x 18	GS840Z18CGT-100	NBT Pipeline/Flow Through	RoHS-compliant TQFP	100/12	С
128K x 36	GS840Z36CGT-250	NBT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
128K x 36	GS840Z36CGT-200	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
128K x 36	GS840Z36CGT-166	NBT Pipeline/Flow Through	RoHS-compliant TQFP	166/7.0	С
128K x 36	GS840Z36CGT-150	NBT Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	С
128K x 36	GS840Z36CGT-100	NBT Pipeline/Flow Through	RoHS-compliant TQFP	100/12	С
256K x 18	GS840Z18CGT-250I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	1
256K x 18	GS840Z18CGT-200I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	1
256K x 18	GS840Z18CGT-166I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	166/7.0	1
256K x 18	GS840Z18CGT-150I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	1
256K x 18	GS840Z18CGT-100I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	100/12	1
128K x 36	GS840Z36CGT-250I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	I
128K x 36	GS840Z36CGT-200I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	I
128K x 36	GS840Z36CGT-166I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	166/7.0	I
128K x 36	GS840Z36CGT-150I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	I
128K x 36	GS840Z36CGT-100I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS840Z36CGT-100IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. C = Commercial Temperature Range. I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



4Mb Synchronous NBT Datasheet Revision History

File Name	Types of Changes Format or Content	Revision
840ZxxC_r1		Creation of new datasheet
840ZxxC_r1_01	Content	Updated Operating Currents table