

## **High Reliability Serial EEPROMs**

# I<sup>2</sup>C BUS BR24xxxxfamily



## BR24Gxxx-3A Series (128K 256K 1M)

#### General Description

BR24Gxxx-3A series is a serial EEPROM of I<sup>2</sup>C BUS interface method

#### Features

- All controls available by 2 ports of serial clock(SCL) and serial data(SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.7V to 5.5V single power source action most suitable for battery use
- 1.7V to 5.5 V wide limit of action voltage, possible 1MHz action
- Page write mode useful for initial value write at factory shipment
- Auto erase and auto end function at data rewrite
- Low current consumption
- Write mistake prevention function
  - Write (write protect) function added
  - Write mistake prevention function at low voltage
- Data rewrite up to 1,000,000 times
- Data kept for 40 years
- Noise filter built in SCL / SDA terminal
- Shipment data all address FFh

## ● Packages W(Typ.) x D(Typ.)x H(Max.)




Fig.1

#### Page write

Number of Pages	64Byte	256Byte
Product number	BR24G128-3A BR24G256-3A	BR24G1M-3A

#### ●BR24Gxxx-3A series

Capacity	Bit format	Туре	Power source Voltage	DIP-T8*1	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	TSSOP-B8J	MSOP8	VSON008 X2030
128Kbit	16K×8	BR24G128-3A	1.7 to 5.5V	•	•	•	•	•	•	•	•
256Kbit	32K×8	BR24G256-3A	1.7 to 5.5V	•	•	•	•	•			
1Mbit	128K×8	BR24G1M-3A	1.7 to 5.5V	•	•	•					

<sup>\*1</sup> DIP-T8 is not halogen free package

● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit	Remarks
Impressed voltage	V <sub>CC</sub>	-0.3 to +6.5	V	
		450 (SOP8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		450 (SOP-J8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		300 (SSOP-B8)		When using at Ta=25°C or higher 3.0mW to be reduced per 1°C.
Permissible	Pd	330 (TSSOP-B8)	\^/	When using at Ta=25°C or higher 3.3mW to be reduced per 1°C.
dissipation	Pu	310 (TSSOP-B8J)	mW	When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		310 (MSOP8)		When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		300 (VSON008X2030)		When using at Ta=25°C or higher 3.0mW to be reduced per 1°C.
		800 (DIP-T8)		When using at Ta=25°C or higher 8.0mW to be reduced per 1°C.
Storage temperature range	Tstg	-65 to +150	°C	
Action temperature range	Topr	-40 to +85	°C	
Terminal voltage	-	-0.3 to Vcc+1.0	V	The Max value of Terminal Voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value of Terminal Voltage is not under -1.0V.
Junction temperature	Tjmax	150	°C	Junction temperature at the storage condition

● Memory Cell Characteristics (Ta=25°C, Vcc=1.7V to 5.5V)

Parameter		Unit		
Farameter	Min.	Тур.	Max	Offic
Number of data rewrite times *1	1,000,000	-	_	Times
Data hold years *1	40	I	1	Years

<sup>\*1</sup>Not 100% TESTED

Recommended Operating Ratings

9			
Parameter	Symbol	Ratings	Unit
Power source voltage	Vcc	1.7 to 5.5	1/
Input voltage	V <sub>IN</sub>	0 to Vcc	\ \ \

●Electrical characteristics (Unless otherwise specified, Ta=-40 to +85°C, Vcc =1.7 to 5.5V)

Parameter	Symbol		Limits		Unit	Conditions
Farameter	Symbol	Min.	Тур.	Max.	Offic	Conditions
"H" input voltage 1	VIH1	0.7Vcc	-	Vcc+1.0	V	
"L" input voltage 1	VIL1	$-0.3^{*1}$	-	0.3Vcc	V	
"L" output voltage 1	Vol1	_	1	0.4	V	IoL=3.0mA, 2.5V≦Vcc≦5.5V (SDA)
"L" output voltage 2	VOL2	_	-	0.2	V	I <sub>OL</sub> =0.7mA, 1.7V≦Vcc<2.5V (SDA)
Input leak current	ILI	-1	I	1	μA	VIN=0 to Vcc
Output leak current	llo	-1	_	1	μA	Vout=0 to Vcc (SDA)
·	Icc1	_	_	2.5	mA	Vcc=5.5V,fscL=1MHz, twR=5ms, Byte write, Page write BR24G128/256-3A
Current consumption at action		_	_	4.5		Vcc=5.5V,fscL=1MHz, twr=5ms, Byte write, Page write BR24G1M-3A
	ICC2	-	ı	2.0	mA	Vcc=5.5V,fscL=1MHz Random read, current read, sequential read
Standby current	Isb	_	1	2.0		Vcc=5.5V, SDA • SCL=Vcc A0,A1,A2=GND,WP=GND BR24G128/256-3A
	ISB	_	_	3.0	μΑ	Vcc=5.5V, SDA • SCL=Vcc A0, A1, A2=GND,WP=GND BR24G1M-3A

<sup>\*1</sup> When the pulse width is 50ns or less, it is -1.0V.

● Action Timing Characteristics (Unless otherwise specified, Ta=-40 to +85°C, V<sub>CC</sub>=1.7V to 5.5V)

Parameter	Cumbal		- Unit		
Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock Frequency	fSCL	_	_	1000	kHz
Data Clock "HIGH" Period	tHIGH	0.30	_	_	μs
Data Clock "LOW" Period	tLOW	0.5	_	_	μs
SDA, SCL (INPUT) Rise Time *1	tR	_	_	0.12	μs
SDA, SCL (INPUT) Fall Time *1	tF1	_	_	0.12	μs
SDA (OUTPUT) Fall Time *1	tF2	_	_	0.12	μs
Start Condition Hold Time	tHD:STA	0.25	_	_	μs
Start Condition Setup Time	tSU:STA	0.25	_	_	μs
Input Data Hold Time	tHD:DAT	0	_	_	ns
Input Data Setup Time	tSU:DAT	50	_	_	ns
Output Data Delay Time	tPD	0.05	_	0.45	μs
Output Data Dold Time	tDH	0.05	_	_	μs
Stop Condition Setup Time	tSU:STO	0.25	_	_	μs
Bus Free Time	tBUF	0.5	_	_	μs
Write Cycle Time	tWR	_	_	5	ms
Noise Spike Width (SDA, SCL)	tl	_	_	0.05	μs
WP Hold Time	tHD:WP	1.0	_	_	μs
WP Setup Time	tSU:WP	0.1	_	_	μs
WP High Period	tHIGH:WP	1.0	_	_	μs

<sup>\*1</sup> Not 100% tested

Action Timing Characteristics Condition

totion in mig on with the continuous								
Parameter	Symbol	Condition	Unit					
Load Capacitance	CL	100	pF					
SDA, SCL (INPUT) Rise Time	tR	20	ns					
SDA, SCL (INPUT) Fall Time	tF1	20	ns					
Input Data Level	VIL1/VIH1	0.2Vcc/0.8Vcc	V					
Input/Output Data Timing Reference Level	-	0.3Vcc/0.7Vcc	V					

## ●Sync data input / output timing




Fig.2-(a) Sync data input / output timing




Fig.2-(b) Start-stop bit timing




Fig.2-(c) Write cycle timing




Fig.2-(d) WP timing at write execution




Fig.2-(e) WP timing at write cancel

## Block diagram





Fig.3 Block diagram

## Pin configuration and description




#### Pin Configuration and Description

Terminal	Input/	Function					
Name	Output	BR24G128/256-3A	BR24G1M-3A				
A0	Input	Slave address setting	Don't use*				
A1	Input	Slave address setting					
A2	Input	Slave address setting					
GND	_	Reference voltage of all input / output, 0V					
SDA	Input/ output	Serial data input serial data output					
SCL	Input	Serial clock input					
WP	Input	Write protect terminal					
Vcc	_	Connect the power source.					

<sup>\*</sup>Pins not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

## **Typical Performance Curves**






Fig.4 'H' input voltage VIH1 (A0,A1,A2,SCL,SDA,WP)




Fig.5 'L' input voltage VIL1 (A0,A1,A2,SCL,SDA,WP)





Fig. 6 'L' output voltage Vol1-lol(Vcc=2.5V)

Fig.7 'L' output voltage Vol2-loL(Vcc=1.7V)







Fig.8 Input leak current I<sub>LI</sub> (A0,A1,A2,SCL,WP)








Fig. 10 Current consumption at WRITE operation lcc1 (fscl=1MHz BR24G128/256-3A)

Fig.11 Current consumption at WRITE operation lcc1 (fscl=1MHz BR24G1M-3A)




Fig.12 Current consumption at READ operation I<sub>CC2</sub> (fscl=1MHz)




Fig.13 Standby operation I<sub>SB</sub> (BR24G128/256-3A)




Fig.14 Standby operation I<sub>SB</sub> (BR24G1M-3A)




Fig.15 Clock Frequency f<sub>SCL</sub>




Fig.16 Data Clock High Period thigh




Fig.18 SDA (OUTPUT) Fall Time t<sub>F2</sub>




Fig.17 Data Clock Low Period t<sub>LOW</sub>




Fig.19 Start Condition Hold Time t<sub>HD:STA</sub>




Fig.20 Start Condition Setup Time t<sub>SU:STA</sub>




Fig.21 Input Data Hold Time t<sub>HD:DAT(HIGH)</sub>




Fig.22 Input Data Hold Time  $t_{HD:DAT(LOW)}$ 




Fig.23 Input Data Setup Time  $t_{SU:DAT(HIGH)}$ 




Fig.24 Input Data Setup Time  $t_{SU:DAT(LOW)}$ 




Fig.26 Output Data Delay Time tpd1




Fig.25 Output Data Delay Time tpd0




Fig.27 Stop Condition Setup Time  $t_{su:sto}$ 




Fig.28 BUS Free Time t BUF




Fig. 30 Noise Spike Width t<sub>I</sub> (SCL H)




Fig.29 Write Cycle Time twR





Fig. 31 Noise Spike Width t<sub>I</sub> (SCL L)






Fig. 32 Noise Spike Width t<sub>I</sub> (SDA H)




Fig. 34 WP Hold Time  $t_{\text{HD}:WP}$ 

Fig. 33 Noise Spike Width t<sub>I</sub> (SDA L)




Fig. 35 WP Setup Time t<sub>SU: WP</sub>





Fig. 36 WP High Time  $\,t_{\,\text{HIGH}\,:\,\text{WP}}$ 

#### ●I<sup>2</sup>C BUS communication

#### OI<sup>2</sup>C BUS data communication

I<sup>2</sup>C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I<sup>2</sup>C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".



#### OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

#### OStop condition (stop bit recongnition)

· Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

## OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device ( $\mu$ -COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- · This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- · Each write action outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master ( $\mu$ -COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop cindition (stop bit), and ends read action. And this IC gets in status.

## ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type.
- The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R /  $\overline{w}$  to 0 ------ write (setting 0 to word address setting of random read) Setting R /  $\overline{w}$  to 1 ------ read

Туре	Slave address			Maximum number of Connected buses					
BR24G128-3A, BR24G256-3A,	1	0	1	0	A2	A1	A0	R/W	8
BR24G1M-3A	1	0	1	0	A2	A1	P0	R/W	4


P0 is page select bit.


#### Write Command

#### OWrite cycle

• Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity.


up to 256 arbitrary bytes can be written. (In the case of BR24G1M-3A)





- 1 As for WA14, BR24G128-3A becomes don't care. As for WA15, BR24G128/256-3A becomes don't care.
- 2 As for BR24G128/256-3A becomes (n+63) As for BR24G1M-3A becomes (n+255)

Fig.39 Page write cycle



\*1 In BR24G1M-3A A0 becomes P0.

Fig.40 Difference of slave address of each type

- During internal write execution, all input commands are ignored, therefore ACK is not sent back.
- Data is written to the address designated by word address (n-th address)
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- · When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk : Up to 64Byte (BR24G128-3A, BR24G256-3A) Up to 256Byte (BR24G1M-3A)

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (Refer to "Internal address increment" of "Notes on page write cycle" in P17.)

- •As for page write cycle of BR24G128-3A and BR24G256-3A, after the significant 8 bits (in the case of BR24G128-3A) of word address, or the significant 9 bits (in the case of BR24G256-3A) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 6 bits is incremented internally, and data up to 64 bytes can be written.
- As for page write cycle of BR24G1M-3A after page select bit 'P0' and the significant 8 bit of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 8 bits is incremented internally, and data up to 256 bytes can be written.

#### ONotes on write cycle continuous input

List of numbers of page write


Liot of Hamboro	or page mine	
Number of Pages	64Byte	256Byte
Product number	BR24G128-3A BR24G256-3A	BR24G1M-3A

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case BR24G256-3A, 1 page=64bytes, but the page write cycle time is 5ms at maximum for 64byte bulk write. It does not stand 5ms at maximum × 64byte=320ms(Max.)

## OInternal address increment

Page write mode (in the case of BR24G128-3A)



For example, when it is started from address 3Eh, therefore, increment is made as below,  $3Eh\rightarrow 3Fh\rightarrow 00h\rightarrow 01h\cdots$  which please note.

 $3Eh \cdots 3E$  in hexadecimal, therefore, 00111110 becomes a binary number.

#### OWrite protect (WP) terminal

· Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.

In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc.

At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented.

#### Read Command

#### ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.




Fig.42 Current read cycle




Fig.43 Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master ( $\mu$ -COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H'.
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.

• Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.




Fig.44 Difference of slave address of each type

#### ●Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.45-(a), Fig.45-(b), Fig.45-(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Fig.45-(a) The case of dummy clock × 14 +START+START+ command input





Fig.45-(b) The case of START + dummy clock × 9 +START+ command input



**XStart** command from START input.

## Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously,  $R/\overline{W} = 0$ , when to carry out current read cycle after write, slave address  $R/\overline{W} = 1$  is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Fig.46 Case to continuously write by acknowledge polling

#### WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes don't care. The area from the rise of SCL to take in D0 to input the stop condition is cancel valid area. And, after execution of forced end by WP, standby status gets in.




Fig.47 WP valid timing

#### ●Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Fig.48) However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.48 Case of cancel by start, stop condition during slave address input

#### ●I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R<sub>PU</sub>), select an appropriate value to this resistance value from microcontroller V<sub>IL</sub>, I<sub>L</sub>, and V<sub>OL</sub>-I<sub>OL</sub> characteristics of this IC. If R<sub>PU</sub> is large, action frequency is limited. The smaller the R<sub>PU</sub>, the larger the consumption current at action.

OMaximum value of R<sub>PU</sub>

The maximum value of R<sub>PU</sub> is determined by the following factors.

①SDA rise time to be determined by the capacitance (CBUS) of bus line of R<sub>PU</sub> and SDA should be tR or below.


And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential (A) to be determined by input leak total (I<sub>L</sub>) of device connected to bus at output of 'H' to SDA bus and R<sub>PU</sub> should sufficiently secure the input 'H' level (V<sub>IH</sub>) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.

VCC-ILRPU-0.2 VCC 
$$\ge$$
 VIH

$$\therefore R_{PU} \le \frac{0.8Vcc-ViH}{IL}$$
Ex.) VCC =3V IL=10 $\mu$ A VIH=0.7 VCC from(2)
$$R_{PU} \le \frac{0.8\times3-0.7\times3}{10\times10^{-6}}$$

$$\le 300 [k\Omega]$$
m value of  $R_{PU}$ 



O Minimum value of R<sub>PU</sub>

The minimum value of R<sub>PU</sub> is determined by the following factors.

Fig.49 I/O circuit diagram

When IC outputs LOW, it should be satisfied that V<sub>OLMAX</sub>=0.4V and I<sub>OLMAX</sub>=3mA.

$$\frac{\text{Vcc-Vol}}{\text{RPU}} \le \text{IoL}$$

$$\therefore RPU \ge \frac{VCC - VOL}{IOL}$$

2VOLMAX= should secure the input 'L' level  $(V_{IL})$  of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

VOLMAX 
$$\leq$$
 VIL $-0.1$  VCC Ex.) VCC =3V, VOL=0.4V, IOL=3mA, microcontroller, EEPROM V<sub>IL</sub>=0.3Vcc

from① 
$$R_{PU} \ge \frac{3-0.4}{3\times10^{-3}}$$
 $\ge 867 \ [\Omega]$ 
And  $VOL=0.4 \ [V]$ 
 $VIL=0.3\times3$ 
 $=0.9 \ [V]$ 

Therefore, the condition ② is satisfied.

OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several  $k\Omega$  to several ten  $k\Omega$  is recommended in consideration of drive performance of output port of microcontroller.

#### **●**Cautions on microcontroller connection

**ORS** 

In I<sup>2</sup>C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.




Fig.50 I/O circuit diagram

Fig.51 Input / output collision timing

### OMaximum value of Rs

The maximum value of Rs is determined by the following relations.

- ①SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- ②The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus sufficiently secure the input 'L' level (V<sub>IL</sub>) of microcontroller including recommended noise margin 0.1Vcc.




Fig.52 I/O Circuit Diagram

$$\frac{(\text{Vcc-Vol}) \times \text{Rs}}{\text{RPU+Rs}} + \text{Vol+0.1Vcc} \leq \text{Vil}$$

$$\therefore \text{Rs} \leq \frac{\text{Vil-Vol-0.1Vcc}}{1.1\text{Vcc-Vii}} \times \text{RPU}$$

Ex.)Vcc=3V VIL=0.3Vcc VoL=0.4V RPU=20k $\Omega$ 

Rs 
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$$
  
 $\leq 1.67 [k\Omega]$ 

#### OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.




Fig.53 I/O circuit diagram


$$\frac{\text{Vcc}}{\text{Rs}} \le 1$$


∴ Rs  $\ge \frac{\text{Vcc}}{1}$ 

Ex.) VCC=3V, I=10mA

Rs  $\ge \frac{3}{10 \times 10^{-3}}$ 
 $\ge 300[\Omega]$ 

## ●I<sup>2</sup>C BUS Input / Output Circuit








Fig.55 Input / output pin circuit diagram

100 or below

#### ●Notes on Power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of t<sub>R</sub>, t<sub>OFF</sub>, and Vbot for operating POR circuit.




Fig.56 Rise waveform diagram

Recommended conditions of tR, tOFF, Vbot

tR tOFF Vbot

10ms or below 10ms or larger 0.3V or below

10ms or larger

0.2V or below

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on .
  - →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.




Fig.57 When SCL= 'H' and SDA= 'L'




Fig.58 When SCL='L' and SDA='L'

- b) In the case when the above condition 2 cannot be observed.
  - →After power source becomes stable, execute software reset(P19).
- c ) In the case when the above conditions 1 and 2 cannot be observed.
  - →Carry out a), and then carry out b).

#### Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

## Vcc noise countermeasures

**OBypass** capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

## Operational Notes

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.


- (4) GND electric potential
  - Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.
- (5) Terminal design
  - In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
- (6) Terminal to terminal shortcircuit and wrong packaging
  - When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

## Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.

## Ordering Information



#### 100% Sn

: SOP8, SOP-J8, SSOP-B8, TSSOP-B8J, MSOP8, VSON008X2030

Blank : DIP-T8, TSSOP-B8

#### Packaging and forming specification

: Embossed tape and reel E2

(SOP8,SOP8-J8, SSOP-B8,TSSOP-B8, TSSOP-B8J)

TR : Embossed tape and reel

(MSOP8, VSON008X2030)


None : Tube (DIP-T8)


## ● Lineup


ineup			
Congoity	Pack	age	Orderable Part Number
Capacity	Туре	Quantity	Orderable Part Number
	DIP-T8	Tube of 2000	BR24G128-3A
	SOP8	Reel of 2500	BR24G128F-3AGTE2
	SOP-J8	Reel 01 2500	BR24G128FJ-3AGTE2
128K	SSOP-B8	Reel of 2500	BR24G128FV-3AGTE2
1201	TSSOP-B8	Reel of 3000	BR24G128FVT-3AGE2
	TSSOP-B8J	Reel of 2500	BR24G128FVJ-3AGTE2
	MSOP8	Reel of 3000	BR24G128FVM-3AGTTR
	VSON008X2030	Reel of 4000	BR24G128NUX-3ATTR
	DIP-T8	Tube of 2000	BR24G256-3A
	SOP8	Reel of 2500	BR24G256F-3AGTE2
256K	SOP-J8	Reel of 2500	BR24G256FJ-3AGTE2
	SSOP-B8	Reel of 2500	BR24G256FV-3AGTE2
	TSSOP-B8	Reel of 3000	BR24G256FVT-3AGE2
	DIP-T8	Tube of 2000	BR24G1M-3A
1M	SOP8	Reel of 2500	BR24G1MF-3AGTE2
	SOP-J8	Neel of 2500	BR24G1MFJ-3AGTE2


## ●Physical Dimensions Tape and Reel information


DIP-T8


















#### SSOP-B8







#### TSSOP-B8







## TSSOP-B8J













## VSON008X2030








## Marking Diagrams




















## Marking Information

Capacity	Product Name Marking	Package
128K	BR24G128A	DIP-T8
	4G12A	SOP8
		SOP-J8
	4GHA	SSOP-B8
	4G12A	TSSOP-B8
	4G1 2A3	TSSOP-B8J
	4GH A□3	MSOP8
	4G1 2A3	VSON008X2030
	BR24G256A	DIP-T8
	4G25A	SOP8
		SOP-J8
	4GJA	SSSOP-B8
	4G25A	TSSOP-B8
	BR24G1MA	DIP-T8
1M	4G1MA	SOP8
		SOP-J8

## Revision History

Date	Revision	Changes
12.Apr.2012	001	New Release

## **Notice**

#### General Precaution

- 1) Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2) All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.

#### Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
- 2) ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3) Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - If Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4) The Products are not subject to radiation-proof design.
- 5) Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6) In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse) is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7) De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8) Confirm that operation temperature is within the specified range described in the product specification.
- 9) ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1) When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2) In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### Precautions Regarding Application Examples and External Circuits

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1) Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2) Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3) Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4) Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## ●Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## ● Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### Precaution Regarding Intellectual Property Rights

- 1) All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

#### Other Precaution

- The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.
- 2) This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 4) In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 5) The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.