

Standard LCD Segment Drivers





MAX 140 segments (SEG35×COM4) **BU9795Axxx Series**

Features

- Integrated RAM for display data (DDRAM): 35 × 4bit (Max 140 Segment)
- LCD drive output:
 - 4 Common output, Max 35Segment output
- Integrated Buffer AMP for LCD driving
- Integrated Oscillator circuit
- No external components
- Low power consumption design

Applications

- Telephone
- FAX
- Portable equipment (POS, ECR, PDA etc.)
- DSC
- DVC
- Car audio
- Home electrical appliance
- Meter equipment

etc.

Key Specifications

Supply Voltage Range: +2.5V to +5.5V **Operating Temperature Range:** -40°C to +85°C

Max Segments:

BU9795AKV 140 Segments 108 Segments BU9795AFV BU9795AGUW 124 Segments BU9795AKS2 140 Segments


Display Duty: Bias:

1/2. 1/3 selectable

Interface: 3wire serial interface

Packages

W (Typ.) x D (Typ.) x H (Max.)



●Typical Application Circuit





Figure 1. Typical application circuit

OProduct structure: Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays.

Block Diagrams / Pin Configurations / Pin Descriptions

BU9795AKV






Figure 2. Block Diagram


Figure 3. Pin Configuration (TOP VIEW)

Table 1 Pin Description

Pin name	Pin No.	I/O	Function	
INHb	48	I	Input terminal for turn off display H: turn on display L: turn off display	
TEST	47	I	Test input (ROHM use only) Must be connect to VSS	
OSCIN	43	I	External clock input External clock and Internal clock can be selected by command. Must be connect to VSS when use internal oscillation circuit.	
SD	46	I	serial data input	
SCL	45	I	serial data transfer clock	
CSB	44	I	Chip select : "L" active	
VSS	42		GND	
VDD	41		Power supply	
VLCD	40		Power supply for LCD driving	
SEG0 to 34	1 to 35	0	SEGMENT output for LCD driving	
COM0 to 3	36 to 39	0	COMMON output for LCD driving	

●Block Diagrams / Pin Configurations / Pin Descriptions - continued

BU9795AFV






Figure 4. Block Diagram


Figure 5. Pin Configuration (TOP VIEW)

Table 2 Pin Description

Pin name	Pin No.	I/O	Function	
INHb	36	I	Input terminal for turn off display H: turn on display L: turn off display	
TEST	35	I	Test input (ROHM use only) Must be connect to VSS	
OSCIN	31	I	External clock input Ex clock and Int clock can be changed by command. Must be connect to VSS when use internal oscillation circuit.	
SD	34	I	serial data input	
SCL	33	I	serial data transfer clock	
CSB	32	I	Chip select : "L" active	
VSS	30		GND	
VDD	29		Power supply	
VLCD	28	I	Power supply for LCD driving	
SEG4 to 30	1 to 23, 37 to 40	0	SEGMENT output for LCD driving	
COM0 to 3	24 to 27	0	COMMON output for LCD driving	

●Block Diagrams / Pin Configurations / Pin Descriptions - continued

BU9795AGUW



5 (NC) SEG13 SEG15 SEG18 SEG20 SEG22 (NC) F SEG11 SEG12 SEG16 SEG17 SEG21 SEG23 SEG24 Е SEG9 SEG10 SEG14 SEG19 SEG25 SEG27 SEG26 D SEG7 SEG6 SEG8 SEG5 SEG30 SEG28 SEG29 SEG2 сомз С SEG4 SEG3 CSB SEG32 SEG31 vss COM1 INHb SD VDD СОМО В (NC) TEST2 SCL OSCIN **VLCD** COM2 (NC)

Figure 6. Block Diagram


Figure 7. Pin Configuration (BOTTOM VIEW)

Table 3 Pin Description

Pin name	I/O	Function
INHb	I	Input terminal for turn off display H: turn on display L: turn off display
TEST	I	Test input (ROHM use only) Must be connect to VSS
OSCIN	I	External clock input Ex clock and Int clock can be changed by command. Must be connect to VSS when use internal oscillation circuit.
SD	I	serial data input
SCL	I	serial data transfer clock
CSB	I	Chip select : "L" active
VSS		GND
VDD		Power supply
VLCD	I	Power supply for LCD driving
SEG2 to 32	0	SEGMENT output for LCD driving
COM0 to 3	0	COMMON output for LCD driving

●Block Diagrams / Pin Configurations / Pin Descriptions – continued

BU9795AKS2






Figure 8. ブロック図

Figure 9. 端子配置図 (TOP VIEW)

Table 1 端子説明

端子名	端子番号	I/O	機 能
INHb	13	I	Input terminal for turn off display H: turn on display L: turn off display
TEST	12	I	Test input (ROHM use only) Must be connect to VSS
OSCIN	7	I	External clock input Ex clock and Int clock can be changed by command. Must be connect to VSS when use internal oscillation circuit.
SD	10	I	serial data input
SCL	9	I	serial data transfer clock
CSB	8	I	Chip select : "L" active
VSS	6		GND
VDD	5		Power supply
VLCD	4		Power supply for LCD driving
SEG0-34	14-28, 30-36 38-50	0	SEGMENT output for LCD driving
COM0-3	51-52, 1-2	0	COMMON output for LCD driving

● Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remark
Power supply voltage1	VDD	-0.5 to +7.0	V	Power supply
Power supply voltage2	VLCD	-0.5 to VDD	٧	LCD drive voltage
		0.6	W	When use more than Ta=25°C, subtract 6mW per degree.(BU9795AKV) (Package only)
Allowable loss	Pd	0.7	W	When use more than Ta=25°C, subtract 7mW per degree (BU9795AFV) (Package only)
Allowable loss		0.27	W	When use more than Ta=25°C, subtract 2.7mW per degree (BU9795AGUW) (Package only)
		0.85	W	When use more than Ta=25°C, subtract 8.5mW per degree (BU9795AKS2) (Package only)
Input voltage range	VIN	-0.5 to VDD+0.5	V	
Operational temperature range	Topr	-40 to +85	°C	
Storage temperature range	Tstg	-55 to +125	°C	

■Recommended Operating Ratings(Ta=-40℃ to +85℃,VSS=0V)

Parameter	Symbol Ratings				Unit	Remark	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Kemark	
Power Supply voltage1	VDD	2.5	-	5.5	V	Power supply	
Power Supply voltage2	VLCD	0	-	VDD -2.4	V	LCD drive voltage	

^{*} Please use VDD-VLCD≥2.4V condition.

●Electrical Characteristics

DC Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter		Symbol		Limits			Conditions
		Symbol	MIN	TYP	MAX	Unit	Conditions
"H" level input voltage		VIH	0.7VDD	-	VDD	V	
"L" level input voltage	vel input voltage VIL		VSS	-	0.3VDD	V	
"H" level input current		IIH	-	-	1	μΑ	
"L" level input current		IIL	-1	-	-	μΑ	
LCD Driver	SEG	RON	-	3.5	-	kΩ	lload=±10μA
on resistance	COM	RON	-	3.5	-	kΩ	
VLCD supply voltage		VLCD	0	-	VDD -2.4	V	VDD-VLCD≥2.5V
Standby current		Ist	-	-	5	μΑ	Display off, Oscillator off
Power consumption 1		IDD1	-	12.5	30	μΑ	VDD=3.3V, Ta=25°C, Power save mode1, FR=70Hz 1/3 bias, Frame inverse
Power consumption 2		IDD2	-	20	40	μΑ	VDD=3.3V, Ta=25°C, Normal mode, FR=80Hz 1/3 bias, Line inverse

● Electrical Characteristics - continued

Oscillation Characteristics (VDD=2.5V to 5.5V,VSS=0V, Ta=-40°C to +85°C)

Parameter	Cymbol	Limits			Unit	Conditions	
Parameter	Symbol	MIN	TYP	MAX	Ullit	Conditions	
Frame frequency	fclk	56	80	104	Hz	FR = 80Hz setting	
Frame frequency1	fclk1	70	80	90	Hz	VDD=3.5V, 25°C	

MPU interface Characteristics(VDD=2.5V to 5.5V,VSS=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Limits			Unit	Conditions
Farameter	Symbol	MIN	TYP	MAX	Offic	Conditions
Input rise time	tr	-	-	80	ns	
Input fall time	tf	-	-	80	ns	
SCL cycle time	tSCYC	400	-	-	ns	
"H" SCL pulse width	tSHW	100	-	-	ns	
"L" SCL pulse width	tSLW	100	-	-	ns	
SD setup time	tSDS	20	-	-	ns	
SD hold time	tSDH	50	-	-	ns	
CSB setup time	tCSS	50	-	-	ns	
CSB hold time	tCSH	50	-	-	ns	
"H" CSB pulse width	tCHW	50	-	-	ns	




Figure 10. Interface Timing

●I/O equivalent circuit






Figure 11. I/O equivalent circuit

●Example of recommended circuit

<BU9795AKV/BU9795AKS2>



Using Internal oscillator




Using external oscillator


Figure 12. BU9795AKV/BU9795AKS2 E.g. of recommended circuit

●Example of recommended circuit - continued

<BU9795AFV>



Using Internal oscillator




Using external oscillator


Figure 13. BU9795AFV E.g. of recommended circuit

●Example of recommended circuit- continued

<BU9795AGUW>



Using Internal oscillator



Using external oscillator

Figure 14. BU9795 AGUW E.g. of recommended circuit

•Function Description

OCommand and data transfer method

O3-SPI (3wire Serial interface)

This device is controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H", and CSB="L" makes SD and SCL input enable.

The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data,

and continuously in order of D6 to D0 are followed after CSB ="L".

(Internal data is latched at the rising edge of SCL, it converted to 8bits parallel data at the falling edge of 8th CLK.)




Figure 15. 3-SPI Command/Data transfer format

OCommand transfer method

After CSB="H"→"L", 1st byte is always a command input.

MSB of the command input data will be judged that the next byte data is a command or display data (This bit calls "command or data judgment bit").

When set "command or data judge bit"='1', next byte will be (continuously) command.

When set "command or data judge bit"='0', next byte data is display data.



Once it becomes display data transfer condition, it will not be back to command input condition even if D/C=1.

So if you want to send command data again, please set CSB="L"→"H".

(CSB "L"→"H" will cancel data transfer condition.)

Command transfer is done by 8bits unit, so if CSB="L"-"H" with less than 8bits data transfer, command will be cancelled.

It will be able to transfer command with CSB="L" again.





Figure 16. Command transfer format

OWrite display data and transfer method <BU9795AKV/BU9795AKS2>

This LSI has Display Data RAM (DDRAM) of 35×4=140bit.


The relationship between data input and display data, DDRAM data and address are as follows.



8 bit data will be stored in DDRAM. The address to be written is the address specified by ADSET command, and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.

(When RAM data is written successively after writing RAM data to 22h (SEG34), the address is returned to 00h (SEG0) by the auto-increment function.



As data transfer to DDRAM happens every 4bit data, it will be cancelled if it changes CSB="L"→"H" before 4bits data transfer.





Figure 17. BU9795AKV/BU9795AKS2 Data Transfer Format

<BU9795AFV>

This LSI has Display Data RAM (DDRAM) of 27×4=108bit.


As SEG0, SEG1, SEG3, SEG31, SEG32, SEG33, SEG34 are not output, these address will be dummy address. The relationship between data input and display data, DDRAM data and address are as follows.



8 bit data will be stored in DDRAM. The address to be written is the address specified by ADSET command, and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.

(When RAM data is written successively after writing RAM data to 22h (SEG34), the address is returned to 00h (SEG0) by the auto-increment function.



As data transfer to DDRAM happens every 4bit data, it will be cancelled if it changes CSB="L"→"H" before 4bits data transfer.





Figure 18. BU9795AFV Data Transfer Format

<BU9795AGUW>

This LSI has Display Data RAM (DDRAM) of 31×4=124bit.

As SEG0, SEG1, SEG33, SEG34 are not output, these address will be dummy address.


The relationship between data input and display data, DDRAM data and address are as follows.



8 bit data will be stored in DDRAM. The address to be written is the address specified by ADSET command, and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.

(When RAM data is written successively after writing RAM data to 22h (SEG34), the address is returned to 00h (SEG0) by the auto-increment function.



As data transfer to DDRAM happens every 4bit data, it will be cancelled if it changes CSB="L"→"H" before 4bits data transfer.




Figure 19. BU9795AGUW Data Transfer Format

OOSCILLATOR

Several kinds of clock for logic and analog circuit are generated from internal oscillation circuit or external clock. This device has internal oscillator circuit. When you use internal oscillation circuit, please connect OSCIN to VSS.

*When you use external clock, execute ICSET command and connect OSCIN to external clock.



Figure 20. Using internal oscillator circuit

Figure 21. Using external clock

OLCD Driver Bias Circuit

This LSI generates LCD driving voltage with on-chip Buffer AMP.

And it can drive LCD at low power consumption.

*1/3 and 1/2Bias can be set in MODESET command.

*Line and frame inversion can be set in DISCTL command.

Refer to "LCD driving waveform" about each LCD driving waveform.

OBlink timing generator

This device has Blinking function.

*This LSI is able to set blink mode with BLKCTL command.

Blink frequency varies widely by characteristic of fCLK, when internal oscillation circuit.

About the characteristics of fCLK, refer to Oscillation Characteristics.

OReset (initial) condition

Initial condition after execute SOFTWARE RESET is as follows.

- · Display is OFF.
- DDRAM address is initialized (DDRAM Data is not initialized).

Refer to Command Description about initialize value of register.

●Command / Function List

Description List of Command / Function

No.	Command	Function
1	Mode Set (MODESET)	Set LCD drive mode
2	Address Set (ADSET)	Set LCD display mode 1
3	Display Control (DISCTL)	Set LCD display mode 2
4	Set IC Operation (ICSET)	Set IC operation
5	Blink Control (BLKCTL)	Set blink mode
6	All Pixel Control (APCTL)	Set pixel condition

Detailed Command Description

D7 (MSB) is bit for command or data judgment. Refer to Command and data transfer method.

C: 0: Next byte is RAM write data.

1 : Next byte is command.

OMode Set (MODE SET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	1	0	*	P3	P2	*	*

(*: Don't care)

Set display ON and OFF

Setting	P3	Reset initialize condition
Display OFF(DISPOFF)	0	0
Display ON(DISPON)	1	

Display OFF: Regardless of DDRAM data, all SEGMENT and COMMON output will be stopped after 1 frame off data write. Display OFF mode will be finished by Display ON.

Display ON : SEGMENT and COMMON output will be active and start to read the display data from DDRAM.

(Note) It is not synchronize with display frame, when it will be controlled display ON/OFF with INHb terminal.

Set bias level

Setting	P2	Reset initialize condition
1/3 Bias	0	0
1/2 Bias	1	

Refer to LCD driving waveform.

OAddress set (ADSET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	0	0	P4	P3	P2	P1	P0


Address data is specified in P[4:0] and P2 (ICSET command) as follows.


MSB	LSB

Internal register	Address [5]	Address [4]	 Address [0]
Bit of each command	ICSET [P2]	ADSET [P4]	 ADSET [P0]


The address is 00h in reset condition. The valid address is 00h to 22h. Another address is invalid, (otherwise address will be set to 00h.)

P2 of ICSET command is only to define either MSB of address is "1" or "0". Address counter will be set only when ADSET command is executed.





When RAM data is continuously transmitted, The following address that write at the end is maintained address will be increment automatically. When write at 22h address, address will be return to 00h automatically.






Figure 22. Address Set sequence

LSB

ODisplay control (DISCTL)

/ISB			

D7	D6	D5	D4	D3	D2	D1	D0
С	0	1	P4	P3	P2	P1	P0

Set Frame frequency

Setting	P4	P3	Reset initialize condition
80Hz	0	0	0
71Hz	0	1	
64Hz	1	0	
53Hz	1	1	

^{*} About the characteristics of FR, refer to Oscillation characteristics.

Set LCD drive waveform

Setting	P2	Reset initialize condition
Line inversion	0	0
Frame inversion	1	

Set Power save mode

Setting	P1	P0	Reset initialize condition			
Power save mode 1	0	0				
Power save mode 2	0	1				
Normal mode	1	0	0			
High power mode	1	1				

^{*}VDD-VLCD≥3.0V is required for High power mode.

(Reference current consumption data)

Setting	Reset initialize condition
Power save mode 1	×0.5
Power save mode 2	×0.67
Normal mode	×1.0
High power mode	×1.8

^{*}Above current consumption data is reference value. It depends on panel load.

(Note) Frame rate FR / LCD drive waveform / Power save mode SR will effect display image.

Select the best value in point of current consumption and display image using LCD panel (under real application).

Mode	Screen flicker	Display image / contrast
Frame frequency	0	-
LCD drive waveform	0	0
Power save mode	-	0

OSet IC Operation (ICSET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	0	1	P2	P1	P0

P2: MSB data of DDRAM address. Please refer to "ADSET" command.

Setting	P2	Reset initialize condition
Address MSB'0'	0	0
Address MSB'1'	1	

Set Software Reset condition

Setting	P1				
No operation	0				
Software Reset	1				

When "Software Reset" is executed, this LSI will be reset to initial condition.

If software reset is executed, the value of P2 and P1 will be ignored and they will be set initialized condition. (Refer to "Reset initial condition")

Switch between internal clock and external clock.

Setting	P0	Reset initialize condition
Internal clock	0	0
External clock input	1	

For internal clock : OSCIN is connected to VSS. For external clock input : Input external clock into OSCIN.

<external Clock Frame frequency calculation>

DISCTL 80Hz select : Frame frequency [Hz] = external clock[Hz] / 512 DISCTL 71Hz select : Frame frequency [Hz] = external clock[Hz] / 576 DISCTL 64Hz select : Frame frequency [Hz] = external clock[Hz] / 648 DISCTL 53Hz select : Frame frequency [Hz] = external clock[Hz] / 768




Figure 23. OSCMODE switching timing

OBlink control (BLKCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
С	1	1	1	0	*	P1	P0

Set blink condition

Setting (Hz)	P1	P0	Reset initialize condition
OFF	0	0	0
0.5	0	1	
1	1	0	
2	1	1	

OAII pixel control (APCTL)

 MSB
 LSB

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0

 C
 1
 1
 1
 1
 P1
 P0

All display set ON. OFF

7 th diopidy oct OTT. OT I		
Setting	P1	Reset initialize condition
Normal	0	0
All pixel ON	1	

Setting	P0	Reset initialize condition
Normal	0	0
All pixel OFF	1	

All pixels ON : All pixels are ON regardless of DDRAM data. All pixels OFF : All pixels are OFF regardless of DDRAM data.

(Note) All pixels ON/OFF is effective only at the time of "Display ON" status. The data of DDRAM do not change with this command. If both P1 and P0='1', APOFF is selected. APOFF has higher priority than APON.

●LCD driving waveform




Figure 24. Line inversion waveform(1/3bias)

Figure 25. Frame inversion waveform(1/3bias)




Figure 26. Line inversion waveform(1/2bias)

Figure 27. Frame inversion waveform(1/2bias)

●Example of display data

If LCD layout pattern is shown as in Figure ,Figure and DDRAM data is shown as in Table1, display pattern will be shown as in Figure .




Figure 28. E.g. COM line pattern




Figure 29. E.g. SEG line pattern




Figure 30. E.g. Display pattern

Table DD	RAM	Data	map																		
		S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
		E G	E																		
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	G 19
COM0	D0	0	1	1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
COM1	D1	0	0	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0
COM2	D2	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
COM3	D3	0	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
Address		00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h

00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h

●Initialize sequence

Please follow sequence below after Power-On to set this device to initial condition.

Power on

CSB 'H' ...I/F initialize condition

CSB 'L' ...I/F Data transfer start

Execute Software Reset by sending ICSET command


Start sequence

OStart sequence example1

Start seq	juence example1									
No.	Input	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
1	Power on									VDD=0 to 5V (Tr=0.1ms)
	\									
2	wait 100us									Initialize IC
	<u> </u>									
3	CSB 'H'									Initialize I/F data
	↓									
4	CSB 'L'									I/F Data transfer start
	\									
5	ICSET	1	1	1	0	1	*	1	0	Software Reset
	↓									
6	BLKCTL	1	1	1	1	0	*	0	1	
	↓									
7	DISCTL	1	0	1	0	0	1	1	0	
	↓									
8	ICSET	1	1	1	0	1	0	0	0	RAM address MSB set
	\									
9	ADSET	0	0	0	0	0	0	0	0	RAM address set
	↓									
10	Display Data	*	*	*	*	*	*	*	*	address 00h to 01h
	Display Data	*	*	*	*	*	*	*	*	address 02h to 03h
	:									:
	Display Data	*	*	*	*	*	*	*	*	address 22h to 00h
	<u> </u>									
11	CSB 'H'									I/F Data transfer stop
	\									
12	CSB 'L'									I/F Data transfer start
	\									
13	MODESET	1	1	0	*	1	0	*	*	Display ON
	↓									
14	CSB 'H'									I/F Data transfer stop
_				_	_	_	_	_	_	

^{*} Each register value and DDRAM address, DDRAM data are random condition after power on till initialize sequence is executed.

OStart sequence example2



This LSI is initialized with Initialize Sequence. And start to display with DISPON Sequence.

This LSI will update display data with RAM write Sequence.

And stop the display with DISPOFF sequence.

If you want to restart to display, This LSI will restart to display with DISPON Sequence.

Initialize sequence

IIIIIIIaiize sec	uc		,,,						
Innut				DA	TΑ			Description	
Input	D7	D6	D5	D4	D3	D2	D1	D0	Description
Power on									
wait 100us									IC initialized
CSB 'H'									I/F initialized
CSB 'L'									
ICSET	1	1	1	0	1	0	1	0	Software Reset
MODESET	1	1	0	0	0	0	0	0	Display OFF
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display data
CSB 'H'									

Dispon sequence

Input				DA	TΑ		Description		
Input	D7	D6	D5	D4	D3	D2	D1	D0	Description
CSB 'L'									
DISCTL	1	0	1	1	1	1	1	1	Display Control
BLKCTL	1	1	1	1	0	0	0	0	BLKCTL
APCTL	1	1	1	1	1	1	0	0	APCTL
MODESET	1	1	0	0	1	0	0	0	Display ON
CSB 'H'									


RAM write sequence

lanut	•			DA	TΑ	Description			
Input	D7	D6	D5	D4	D3	D2	D1	D0	Description
CSB 'L'									
DISCTL	1	0	1	1	1	1	1	1	Display Control
BLKCTL	1	1	1	1	0	0	0	0	BLKCTL
APCTL	1	1	1	1	1	1	0	0	APCTL
MODESET	1	1	0	0	1	0	0	0	Display ON
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display data
CSB 'H'									

Dispoff sequence

	Input		DATA							Description	
input		D7	D6	D5	D4	D3	D2	D1	D0	Description	
CSB	'L'										
1	ODESET	1	1	0	0	0	0	0	0	Display OFF	
CSB	'H'										


Example of start sequence



● Cautions of Power-On condition

This LSI has "P.O.R" (Power-On Reset) circuit and Software Reset function. Please keep the following recommended Power-On conditions in order to power up properly.

Please set power up conditions to meet the recommended tR, tF, tOFF, and Vbot spec below in order to ensure P.O.R operation.



Recommended condition of tR,tF,tOFF,Vbot

tR	tF	tOFF	Vbot
Less than	Less than	More than	Less than
1ms	1ms	150ms	0.1V

Figure 31. Power on-off waveform

If it is difficult to meet above conditions, execute the following sequence after Power-On.

Because it doesn't accept the command in power off, it is necessary to care that correspondence by software reset doesn't become alternative to POR function completely.

(1) CSB="L"→"H" condition




Figure 32. CSB Timing


(2) After CSB"H"→"L", execute Software Reset (ICSET command).

● Cautions on application

In case, BU9795AKV/BU9795AFV/BU9795AGUW/BU9795AKS2 used at VLCD≠VSS, voltage gap occur between SEG line to COM1–3 line at Display off state. Because of this voltage gap, there is possibility to display LCD for a moment. To avoid this phenomenon, please decide VDD and VLCD level to satisfy Voff voltage lower than OFF level (OFF level = 1V at the example explained below).

condition: VDD=5.0V VLCD=2.0V 1/3bias

DDRAM data ALL "H"



Operational Notes

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

(2) Operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected. The electrical characteristics are guaranteed under the conditions of each parameter.

(3) Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.

(4) Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines. In this regard, or the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner.

Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.

(5) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.

(6) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.

(7) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.

(8) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.

(9) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.

(10) Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

Operational Notes - continued

(11) External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.

(12) No Connecting input terminals

In terms of extremely high impedance of CMOS gate, to open the input terminals causes unstable state. And unstable state brings the inside gate voltage of p-channel or n-channel transistor into active. As a result, battery current may increase. And unstable state can also causes unexpected operation of IC. So unless otherwise specified, input terminals not being used should be connected to the power supply or GND line.

(13) Rush current

When power is first supplied to the CMOS IC, it is possible that the internal logic may be unstable and rush current may flow instantaneously. Therefore, give special condition to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.

Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.


If there are any differences in translation version of this document formal version takes priority.


Ordering Information 9 5 U 9 7 Α Χ Χ X XΧ Package Part Number Packaging and forming specification ΚV E2: Embossed tape and reel : VQFP48C (VQFP48C/ SSOP-B40/ VBGA048W040/ SQFP-T52M) FV : SSOP-B40 GUW : VBGA048W040 : SQFP-T52M KS2


Lineup


Segment output	Common output	Package		Orderable Part Number
35		VQFP48C	Reel of 1500	BU9795AKV-E2
27		SSOP-B40	Reel of 2000	BU9795AFV-E2
31	4	VBGA048W040	Reel of 2500	BU9795AGUW-E2
35		SQFP-T52M	Reel of 1000	BU9795AKS2-E2
		SQFP-152IVI	Tray of 1000	BU9795AKS2

●Physical Dimension Tape and Reel Information












Direction of feed


*Order quantity needs to be multiple of the minimum quantity

Marking Diagrams









Part Number	Package	Part Number Marking
BU9795AKV	VQFP48C	BU9795A
BU9795AFV	SSOP-B40	BU9795AFV
BU9795AGUW	VBGA048W040	9795A
BU9795AKS2	SQFP-T52M	BU9795AKS2

Revision History

Date	Revision	Changes
1.Jun.2012	001	New Release
12.July.2012	002	Add BU9795AKS2

Notice

General Precaution

- 1) Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2) All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.

Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
- 2) ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3) Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - If Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4) The Products are not subject to radiation-proof design.
- 5) Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6) In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse) is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7) De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8) Confirm that operation temperature is within the specified range described in the product specification.
- 9) ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1) When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2) In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2) You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

●Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

●Precaution for Storage / Transportation

- 1) Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2) Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3) Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4) Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

●Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

● Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.
- 2) This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 4) In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 5) The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.