


RoHS EARTH FRIENDLY Paigner's Kit Available

Typical Applications

The HMC792LP4E is ideal for:

- Cellular/3G Infrastructure
- WiBro / WiMAX / 4G
- Microwave Radio & VSAT
- Test Equipment and Sensors
- IF & RF Applications

Functional Diagram



Electrical Specifications, $T_A = +25^{\circ}$ C, Vctl = 0/+Vdd

Min. Typ. Max Min. Тур Max Frequency (GHz) Units Parameter Vdd = +3VVdd = +5VDC - 3 0 GHz 1.8 24 1.8 24 dB Insertion Loss 3.0 - 6.0 GHz 3.3 5.0 3.3 5.0 dB DC - 6.0 GHz 15.75 15.75 dB Attenuation Range Return Loss (RF1, RF2, All Atten. States) DC - 6.0 GHz 17 dB 17 DC - 0.8 GHz ± (0.2 + 4% of Atten. Setting) Max. dB Attenuation Accuracy: (Referenced to Insertion Loss) 0.8 - 3.0 GHz ± (0.2 + 3% of Atten. Setting) Max. dB All Attenuation States 3.0 - 4.0 GHz ± (0.2 + 5% of Atten. Setting) Max. dB ± (0.2 + 6% of Atten. Setting) Max 4.0 - 6.0 GHz dB 0.05 - 0.15 GHz 22 22 dBm Input Power for 0.1 dB Compression 0.15 - 6.0 GHz 30 27 dBm Input Third Order Intercept Point DC - 6.0 GHz 55 55 dBm (Two-Tone Input Power= 10 dBm Each Tone) Switching Characteristics DC - 6.0 GHz tRISE, tFALL (10/90% RF) 110 110 ns tON, tOFF (50% CTL to 10/90% RF) 150 150 ns Supply Current DC - 6.0 GHz 1.4 1.6 mΑ

0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz

HMC792LP4E

Features

0.25 dB LSB Steps to 15.75 dB Power-Up State Selection High Input IP3: +55 dBm Low Insertion Loss: 1.8 dB @ 2.0 GHz TTL/CMOS Compatible, Serial, Parallel or Latched Parallel Control ±0.2 dB Typical Step Error Single +3V or +5V Supply

24 Lead 4x4mm SMT Package: 16mm²


General Description

The HMC792LP4E is a broadband 6-bit GaAs IC Digital Attenuator in a low cost leadless SMT package. This versatile digital attenuator incorporates off-chip AC ground capacitors for near DC operation, making it suitable for a wide variety of RF and IF applications. The dual mode control interface is CMOS/TTL compatible, and accepts either a three wire serial input or a 6 bit parallel word. The HMC792LP4E also features a user selectable power up state and a serial output port for cascading other Hittite serial controlled components. The HMC792LP4E is housed in a RoHS compliant 4x4 mm QFN leadless package, and requires no external matching components.






Insertion Loss vs. Temperature^[1]




Input Return Loss^[1]

(Only Major States are Shown)



Bit Error vs. Attenuation State




[1] Data taken with broadband DC blocks on RF ports, Vdd = 5V

[2] Data taken with ACG capacitors, C4, C5 & C6 removed. See application circuit and note.


0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz

Normalized Attenuation^[1]




Output Return Loss^[1]

(Only Major States are Shown)




Bit Error vs. Attenuation State^[2]






RoHS EARTH FRIENDLY


Bit Error vs. Frequency (Only Major States are Shown)



Worst Case Step Error Between Successive Attenuation States (Only Major States are Shown)









0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz












Vdd = 5V (Detail of Low Frequency Roll-Off)








0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz

Serial Control Interface

The HMC792LP4E contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). The serial control interface is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. If mechanical switches are used, sufficient debouncing should be provided. When LE is high, 6-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading.

When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and the input register is loaded with parallel digital inputs (D0-D5). When LE is high, 6-bit parallel data changes the state of the part per truth table.

For all modes of operations, the attenuation state will stay constant while LE is kept low.








0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz

Timing Diagram (Latched Parallel Mode)



Parameter	Тур.
Min. serial period, t _{SCK}	100 ns
Control set-up time, t _{cs}	20 ns
Control hold-time, t _{CH}	20 ns
LE setup-time, t _{LN}	10 ns
Min. LE pulse width, t _{LEW}	10 ns
Min LE pulse spacing, t_{LES}	630 ns
Serial clock hold-time from LE, $t_{_{CKN}}$	10 ns
Hold Time, t _{PH.}	0 ns
Latch Enable Minimum Width, t	10 ns
Setup Time, t _{PS}	2 ns

Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

Direct Parallel Mode - The attenuation state is changed by the control voltage inputs D0-D5 directly. The LE (Latch Enable) must be at a logic high at all times to control the attenuator in this manner.

Latched Parallel Mode - The attenuation state is selected using the control voltage inputs D0-D5 and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference.

Power-Up States

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D0-D5 determines the power-up state of the part per truth table. The attenuator latches in the desired power-up state approximately 200 ms after power-up.

Power-On Sequence

The ideal power-up sequence is: GND, Vdd, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after Vdd / GND

Control Voltage Table

State	Vdd = +3V	Vdd = +5V
Low	0 to 0.5V @ <1 µA	0 to 0.8V @ <1 µA
High	2 to 3V @ <1 µA	2 to 5V @ <1 µA

PUP Truth Table

LE	PUP1	PUP2	Relative Attenuation
0	0	0	-15.75
0	1	0	-12
0	0	1	-8
0	1	1	Insertion Loss
1	Х	Х	0 to -15.75 dB

Note: The logic state of D0 - D5 determines the power-up state per truth table shown below when LE is high at power-up.

Truth Table

Control Voltage Input				Reference		
D5	D4	D3	D2	D1	D0	Insertion Loss
High	High	High	High	High	High	0 dB
High	High	High	High	High	Low	-0.25 dB
High	High	High	High	Low	High	-0.5 dB
High	High	High	Low	High	High	-1 dB
High	High	Low	High	High	High	-2 dB
High	Low	High	High	High	High	-4 dB
Low	High	High	High	High	High	-8 dB
Low	Low	Low	Low	Low	Low	-15.75 dB
Any combination of the above states will provide an attenuation equal to the sum of the bits selected.						



0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz




Absolute Maximum Ratings

RF Input Power (DC - 6 GHz)	+30 dBm	
Digital Inputs (D0 to D5, P/S, CLK, SERIN, LE, PUP1, PUP2)	-0.5 to Vdd +0.5	
Bias Voltage (Vdd)	5.6V	
Channel Temperature	150 °C	
Continuous Pdiss (T = 85 °C) (derate 11.5 mW/°C above 85 °C) ^[1]	0.748 W	
Thermal Resistance (Channel to package bottom)	87 °C/W	
Storage Temperature	-65 to +150 °C	
Operating Temperature	-40 to +85 °C	



ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS

Outline Drawing



- 6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking ^[1]
HMC792LP4E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 ^[2]	<u>H792</u> XXXX

[1] 4-Digit lot number XXXX

[2] Max peak reflow temperature of 260 °C





0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz

Pin Descriptions


Pin Number	Function	nction Description Interface Schematic	
1	P/S		Vdd
2	CLK	See truth table, control voltage	
3	SERIN	table and timing diagram.	
4	LE		
5, 14	GND	These pins and package bottom must be connected to RF/DC ground.	
6, 13	RF1, RF2	These pins are DC coupled and matched to 50 Ohms. Blocking capacitors are required. Select value based on lowest frequency of operation.	
7 - 12	ACG1 - ACG6	External capacitors to ground is required. Select value for lowest frequency of operation. Place capacitor as close to pins as possible.	
15	SEROUT	Serial input data delayed by 6 clock cycles.	Vdd SEROUT
16, 17 19 - 24	PUP2, PUP1 D5, D4, D3, D2, D1, D0	See truth table, control voltage table and timing diagram.	PUP2, PUP1, DO-D5
18	Vdd	Supply voltage	



0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz



Application Circuit



For frequencies less than 700 MHz, the use of ACG capacitors C4, C5 and C6 is recommended. For frequencies greater than 700 MHz, the HMC792LP4E has similar performance with and without the ACG capacitors.


ATTENUATORS - DIGITAL - SMT



0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz



Evaluation PCB



List of Materials for Evaluation PCB 118853 [1]

Item	Description	
J1, J2	PCB Mount SMA Connector	
J3	18 Pin DC Connector	
J4	DC Pin	
C1, C2	100 pF Capacitor, 0402 Pkg.	
C3	1000 pF Capacitor, 0402 Pkg.	
C4 - C6	330 pF Capacitor, 0402 Pkg.	
U1	HMC792LP4E Digital Attenuator	
PCB [2]	118852 Evaluation PCB	

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR or Rogers 4350

The circuit board used in the final application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

8

0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz





Notes: