

CS4341A

24-Bit, 192 kHz Stereo DAC with Volume Control

Features

- 101 dB Dynamic Range
- \bullet -91 dB THD+N
- \bullet +3.3 V or +5 V Power Supply
- \bullet 50 mW with 3.3 V supply
- Low Clock Jitter Sensitivity
- Filtered Line-level Outputs
- "On-Chip Digital De-emphasis for 32, 44.1, and 48 kHz
- ATAPI Mixing
- Digital Volume Control with Soft Ramp
	- 94 dB Attenuation
	- 1 dB Step Size
	- Zero Crossing Click-Free Transitions
- Up to 200-kHz Sample Rates
- Automatic Mode Detection for Sample Rates between 4 and 200 kHz
- Pin Compatible with the CS4341

Description

The CS4341A is a complete stereo digital-to-analog system including digital interpolation, fourth-order deltasigma digital-to-analog conversion, digital de-emphasis, volume control, channel mixing and analog filtering. The advantages of this architecture include: ideal differential linearity, no distortion mechanisms due to resistor matching errors, no linearity drift over time and temperature and a high tolerance to clock jitter.

The CS4341A accepts data at all standard audio sample rates up to 192 kHz, consumes very little power, operates over a wide power supply range and is pin compatible with the CS4341, as described in section [3.1](#page-6-0). These features are ideal for DVD audio players.

ORDERING INFORMATION

CS4341A-KSZ, Lead Free 16-pin SOIC, -10 to 70 °C CDB4341A Evaluation Board

16-pin SOIC, -10 to 70 °C

TABLE OF CONTENTS

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to **www.cirrus.com**

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment,
including those pertaining to warranty, patent infri this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED
FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, LIFE SU OR OTHER CRITICAL APPLICATIONS (INCLUDING MEDICAL DEVICES, AIRCRAFT SYSTEMS OR COMPONENTS AND PERSONAL OR AUTOMOTIVE SAFETY OR SECURITY DEVICES). INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOM-ER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER
AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER A

Purchase of I²C components of Cirrus Logic, Inc., or one of its sublicensed Associated Companies conveys a license under the Phillips I²C Patent Rights to use
those components in a standard I²C system.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

CS4341A

LIST OF FIGURES

LIST OF TABLES

1. PIN DESCRIPTION

2. TYPICAL CONNECTION DIAGRAM

Figure 1. Typical Connection Diagram

3. APPLICATIONS

3.1 Upgrading from the CS4341 to the CS4341A

The CS4341A is pin and functionally compatible with all CS4341 designs, operating at the standard audio sample rates, that use pin 3 as a serial clock input. In addition to the features of the CS4341, the CS4341A supports standard sample rates up to 192 kHz, as well as automatic mode detection for sample rates between 4 and 200 kHz. The automatic speed mode detection feature allows sample rate changes between single, double and quad-speed modes without external intervention.

The CS4341A does not support an internal serial clock mode, sample rates between 50 kHz and 84 kHz (unless otherwise stated), or 2.7 V operation as does the CS4341.

3.2 Sample Rate Range/Operational Mode Detect

The device operates in one of three operational modes. The allowed sample rate range in each mode will depend on whether the Auto-Detect Defeat bit is enabled/disabled.

3.2.1 Auto-Detect Enabled

The Auto-Detect feature is enabled by default in the control port register [5.1.](#page-16-1) In this state, the CS4341A will auto-detect the correct mode when the input sample rate (F_s) , defined by the LRCK frequency, falls within one of the ranges illustrated in Table [1.](#page-6-5) Sample rates outside the specified range for each mode are not supported.

3.2.2 Auto-Detect Disabled

The Auto-Detect feature can be defeated via the control port register [5.1.](#page-16-1) In this state, the CS4341A will not auto-detect the correct mode based on the input sample rate (F_s) . The operational mode must be set appropriately if F_s falls within one of the ranges illustrated in Table [2.](#page-6-6) Please refer to section [5.1.1](#page-16-3) for implementation details. Sample rates outside the specified range for each mode are not supported.

3.3 System Clocking

The device requires external generation of the master (MCLK), left/right (LRCK) and serial (SCLK) clocks. The LRCK, defined also as the input sample rate (F_s) , must be synchronously derived from the MCLK according to specified ratios. The specified ratios of MCLK to LRCK for each Speed Mode, along with several standard audio sample rates and the required MCLK frequency, are illustrated in Tables [3-](#page-7-3)[5.](#page-7-5)

Table 3. Single-Speed Mode Standard Frequencies

Table 4. Double-Speed Mode Standard Frequencies

Table 5. Quad-Speed Mode Standard Frequencies

* Requires MCLKDIV bit = 1 in the Mode Control 1 register (address 00h).

3.4 Digital Interface Format

The device will accept audio samples in several digital interface formats. The desired format is selected via the DIF0, DIF1 and DIF2 bits in the Mode Control 2 register (see section [5.2.2\)](#page-17-0) . For an illustration of the required relationship between LRCK, SCLK and SDIN, see Figures [2-](#page-7-2)[4.](#page-8-3)

Figure 4. Right Justified Data

3.5 De-Emphasis Control

The device includes on-chip digital de-emphasis. The Mode Control 2 bits select either the 32, 44.1, or 48 kHz de-emphasis filter. Figure [5](#page-8-4) shows the de-emphasis curve for F_s equal to 44.1 kHz. The frequency response of the de-emphasis curve will scale proportionally with changes in sample rate, Fs. Please see section [5.2.3](#page-17-1) for the desired de-emphasis control.

NOTE: De-emphasis is only available in Single-Speed Mode.

3.6 Recommended Power-up Sequence

1. Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the appropriate frequences, as discussed in section [3.3](#page-7-0). In this state, the control port is reset to its default settings and VQ will remain low.

2. Bring RST high. The device will remain in a low power state with VQ low.

3. Load the desired register settings while keeping the PDN bit set to 1.

4. Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 µS when the POR bit is set to 0. If the POR bit is set to 1, see section [3.7](#page-9-0) for a complete description of power-up timing.

3.7 Popguard® Transient Control

The CS4341A uses Popguard[®] technology to minimize the effects of output transients during power-up and power-down. This technology, when used with external DC-blocking capacitors in series with the audio outputs, minimizes the audio transients commonly produced by single-ended single-supply converters. It is activated inside the DAC when the PDN bit or the \overline{RST} pin is enabled/disabled and requires no other external control, aside from choosing the appropriate DC-blocking capacitors.

3.7.1 Power-up

When the device is initially powered-up, the audio outputs, AOUTL and AOUTR, are clamped to AGND. Following a delay of approximately 1000 sample periods, each output begins to ramp toward the quiescent voltage. Approximately 10,000 LRCK cycles later, the outputs reach V_{Ω} and audio output begins. This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quiescent voltage, minimizing the power-up transient.

3.7.2 Power-down

To prevent transients at power-down, the device must first enter its power-down state by enabling RST or PDN. When this occurs, audio output ceases and the internal output buffers are disconnected from AOUTL and AOUTR. In their place, a soft-start current sink is substituted which allows the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the power to the device may be turned off and the system is ready for the next power-on.

3.7.3 Discharge Time

To prevent an audio transient at the next power-on, it is necessary to ensure that the DC-blocking capacitors have fully discharged before turning on the power or exiting the power-down state. If not, a transient will occur when the audio outputs are initially clamped to AGND. The time that the device must remain in the power-down state is related to the value of the DC-blocking capacitance. For example, with a 3.3 μ F capacitor, the minimum power-down time will be approximately 0.4 seconds.

3.8 Grounding and Power Supply Arrangements

As with any high resolution converter, the CS4341A requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure [1](#page-5-1) shows the recommended power arrangements, with VA connected to a clean supply. If the ground planes are split between digital ground and analog ground, REF_GND & AGND should be connected to the analog ground plane.

Decoupling capacitors should be as close to the DAC as possible, with the low value ceramic capacitor being the closest. To further minimze impedance, these capacitors should be located on the same layer as the DAC.

All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1μ F, must be positioned to minimize the electrical path from FILT+ to REF_GND (and VQ to REF_GND), and should also be located on the same layer as the DAC. The CDB4341A evaluation board demonstrates the optimum layout and power supply arrangements.

3.9 Control Port Interface

The control port is used to load all the internal register settings (see section [5\)](#page-16-0). The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The control port operates in one of two modes: I^2C or SPI.

Notes: MCLK must be applied during all $1²C$ communication.

3.9.1 Rise Time for Control Port Clock

When excess capacitive loading is present on the $I²C$ clock line, pin 6 (SCL/CCLK) may not have sufficient hysteresis to meet the standard $I²C$ rise time specification. This prevents the use of common $I²C$ configurations with a resistor pull-up. A workaround is achieved by placing a Schmitt Trigger buffer, a 74HC14 for example, on the SCL line just prior to the CS4341A. This will not affect the operation of the $I²C$ bus as pin 6 is an input only.

Figure 6. I2C Buffer Example

3.9.2 MAP Auto Increment

The device has MAP (memory address pointer) auto increment capability enabled by the INCR bit (also the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive $I²C$ writes or reads, and SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or writes of successive registers.

3.9.3 I2C Mode

In the $I²C$ mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial control port clock, SCL (see Figure [7](#page-12-1) for the clock to data relationship). There is no \overline{CS} pin. Pin AD0 enables the user to alter the chip address (001000[AD0][R/W]) and should be tied to VA or GND as required, before powering up the device. If the device ever detects a high to low transition on the $AD0/\overline{CS}$ pin after power-up, SPI mode will be selected.

3.9.3a I2C Write

To write to the device, follow the procedure below while adhering to the control port Switching Specifications in section [7](#page-32-0).

1) Initiate a START condition to the I^2C bus followed by the address byte. The upper 6 bits must be 001000. The seventh bit must match the setting of the AD0 pin, and the eighth must be 0. The eighth bit of the address byte is the R/\overline{W} bit.

2) Wait for an acknowledge (ACK) from the part, then write to the memory address pointer, MAP. This byte points to the register to be written.

3) Wait for an acknowledge (ACK) from the part, then write the desired data to the register pointed to by the MAP.

4) If the INCR bit (see section [3.9.2\)](#page-10-2) is set to 1, repeat the previous step until all the desired registers are written, then initiate a STOP condition to the bus.

5) If the INCR bit is set to 0 and further I^2C writes to other registers are desired, it is necessary to initiate a repeated START condition and follow the procedure detailed from step 1. If no further writes to other registers are desired, initiate a STOP condition to the bus.

3.9.3b I2C Read

To read from the device, follow the procedure below while adhering to the control port *Switching Specifications*.

1) Initiate a START condition to the $I²C$ bus followed by the address byte. The upper 6 bits must be 001000. The seventh bit must match the setting of the AD0 pin, and the eighth must be 1. The eighth bit of the address byte is the R/\overline{W} bit.

2) After transmitting an acknowledge (ACK), the device will then transmit the contents of the register pointed to by the MAP. The MAP register will contain the address of the last register written to the MAP, or the default address (see section [3.9.2](#page-10-2)) if an $I²C$ read is the first operation performed on the device.

3) Once the device has transmitted the contents of the register pointed to by the MAP, issue an ACK.

4) If the INCR bit is set to 1, the device will continue to transmit the contents of successive registers. Continue providing a clock and issue an ACK after each byte until all the desired registers are read, then initiate a STOP condition to the bus.

5) If the INCR bit is set to 0 and further $I²C$ reads from other registers are desired, it is necessary to initiate a repeated START condition and follow the procedure detailed from step 1. If no further reads from other registers are desired, initiate a STOP condition to the bus.

NOTE: If operation is a write, this byte contains the Memory Address Pointer, MAP. If operation is a read, this byte contains the data of the register pointed to by the MAP.

Figure 7. Control Port Timing, I2C Mode

3.9.4 SPI Mode

In SPI mode, data is clocked into the serial control data line, CDIN, by the serial control port clock, CCLK (see Figure [7](#page-13-2) for the clock to data relationship). There is no AD0 pin. Pin \overline{CS} is the chip select signal and is used to control SPI writes to the control port. When the device detects a high to low transition on the $AD0/\overline{CS}$ pin after power-up, SPI mode will be selected. All signals are inputs and data is clocked in on the rising edge of CCLK.

3.9.4a SPI Write

To write to the device, follow the procedure below while adhering to the control port Switching Specifications in section [6](#page-22-0).

1) Bring \overline{CS} low.

2) The address byte on the CDIN pin must then be 00100000.

3) Write to the memory address pointer, MAP. This byte points to the register to be written.

4) Write the desired data to the register pointed to by the MAP.

5) If the INCR bit (see section [3.9.2\)](#page-10-2) is set to 1, repeat the previous step until all the desired registers are written, then bring \overline{CS} high.

6) If the INCR bit is set to 0 and further SPI writes to other registers are desired, it is necessary to bring \overline{CS} high, and follow the procedure detailed from step 1. If no further writes to other registers are desired, bring \overline{CS} high.

Figure 7. Control Port Timing, SPI mode

3.10 Memory Address Pointer (MAP)

3.10.1 INCR (AUTO MAP INCREMENT ENABLE)

Default = '0'

0 - Disabled

1 - Enabled

3.10.2 MAP (MEMORY ADDRESS POINTER)

Default = '000'

4. REGISTER QUICK REFERENCE

5. REGISTER DESCRIPTION

NOTE: All registers are read/write in I²C mode and write only in SPI mode, unless otherwise stated.

5.1 MODE CONTROL 1 (ADDRESS 00H)

5.1.1 SPEED MODE CONTROL (MC) BIT 5-6

Default = 00

00 - Single-Speed Mode

01 - Double-Speed Mode

10 - Quad-Speed Mode

The operational speed mode must be set if the auto-detect defeat bit is enabled (AUTOD = 1). These bits are ignored if the auto-detect defeat is disabled (AUTOD = 0).

5.1.2 AUTO-DETECT DEFEAT (AUTOD) BIT 2

Default = 0 0 - Disabled 1 - Enabled

The Auto-Detect function can be defeated to allow sample rate changes from 50 to 84 kHz, and from 100 to 170 kHz. The operational speed mode must be set via the speed mode control bits (see section [5.1.1\)](#page-16-3) if the auto-detect feature is defeated.

5.1.3 MCLK DIVIDE-BY-2 (MCLKDIV) BIT 1

- *Default = 0* 0 - Disabled
- 1 Enabled

Function:

The MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2.

5.2 MODE CONTROL 2 (ADDRESS 01H)

5.2.1 AUTO-MUTE (AMUTE) BIT 7

- *Default = 1*
- 0 Disabled
- 1 Enabled

Function:

The Digital-to-Analog converter output will mute following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of non-zero data will release the mute. Detection and muting is done independently for each channel. The quiescent voltage on the output will be retained and the Mute Control pin will go active during the mute period. The muting function is affected, similiar to volume control changes, by the Soft and Zero Cross bits in the [Transition and Mixing Control \(address](#page-18-0) [02h\)](#page-18-0) register.

5.2.2 DIGITAL INTERFACE FORMAT (DIF) BIT 4-6

Default = 000 - Format 0 (1^2 S, up to 24-bit data)

Function:

The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Figures [2-](#page-7-2)[4.](#page-8-3)

Table 6. Digital Interface Format

5.2.3 DE-EMPHASIS CONTROL (DEM[1:0]) BIT 2-3

Default = 00 00 - Disabled 01 - 44.1 kHz 10 - 48 kHz 11 - 32 kHz

Function:

Implementation of the standard 15µs/50µs digital de-emphasis filter response, Figure [5,](#page-8-4) requires reconfiguration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates.

NOTE: De-emphasis is only available in Single-Speed Mode.

5.2.4 POPGUARD® TRANSIENT CONTROL (POR) BIT 1

- *Default = 1* 0 - Disabled
-
- 1 Enabled

Function:

The PopGuard[®] Transient Control allows the quiescent voltage to slowly ramp to and from 0 volts to the quiescent voltage during power-on or power-down. Please refer to section [3.7](#page-9-0) for implementation details.

5.2.5 POWER DOWN (PDN) BIT 0

Default = 1

- 0 Disabled
- 1 Enabled

Function:

The device will enter a low-power state when this function is enabled. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation can occur. The contents of the control registers are retained in this mode.

5.3 TRANSITION AND MIXING CONTROL (ADDRESS 02H)

5.3.1 CHANNEL A VOLUME = CHANNEL B VOLUME (A = B) BIT 7

Default = 0 0 - Disabled 1 - Enabled

Fucntion:

The AOUTA and AOUTB volume levels are independently controlled by the A and the B Channel Volume Control Bytes when this function is disabled. The volume on both AOUTA and AOUTB are determined by the A Channel Volume Control Byte and the B Channel Byte is ignored when this function is enabled.

5.3.2 SOFT RAMP AND ZERO CROSS CONTROL (SZC) BIT 5-6

Default = 10

- 00 Immediate Changes
- 01 Changes On Zero Crossings
- 10 Soft Ramped Changes
- 11 Soft Ramped Changes On Zero Crossings

Fucntion:

Immediate Changes

When *Immediate Changes* is selected all level changes will take effect immediately in one step.

Changes On Zero Crossings

Changes on Zero Crossings dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independenttly monitored and implemented for each channel.

Soft Ramped Changes

Soft Ramped Changes allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1dB per 8 left/right clock periods.

Soft Ramped Changes on Zero Crossings

Soft Ramped Changes On Zero Crossings dictates that signal level changes, either by attenuation changes or muting, will occur in 1/8 dB steps implemented on a signal zero crossing. The 1/8 dB level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is indepently monitored and implemented for each channel.

5.3.3 ATAPI CHANNEL MIXING AND MUTING (ATAPI) BIT 0-4

Default = 01001 - AOUTA = Left Channel, AOUTB = Right Channel (Stereo)

Fucntion:

The CS4341A implements the channel mixing functions of the ATAPI CD-ROM specification. Refer to Table [7](#page-19-0) and Figure [8](#page-20-0) for additional information.

CIRRUS LOGIC®

ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPIO	AOUTA	AOUTB
0		0		Ω	aL	bL
$\overline{0}$	1	$\overline{0}$			a	$b[(L+R)/2]$
$\overline{0}$	1	1	0	$\overline{0}$	$a[(L+R)/2]$	MUTE
$\overline{0}$	1	1	Ω	1	$a[(L+R)/2]$	bR
$\overline{0}$	1	1	1	$\overline{0}$	$a[(L+R)/2]$	bL
$\overline{0}$	1	1		1	$a[(L+R)/2]$	$b[(L+R)/2]$
1	$\overline{0}$	$\overline{0}$	$\mathbf 0$	$\mathbf 0$	MUTE	MUTE
1	0	0	0	1	MUTE	bR
1	$\overline{0}$	$\overline{0}$		$\overline{0}$	MUTE	bL
1	$\overline{0}$	$\overline{0}$		1	MUTE	$[(aL+bR)/2]$
1	$\overline{0}$	1	0	0	aR	MUTE
1	$\overline{0}$	1	Ω		aR	bR
1	$\overline{0}$	1	1	$\mathbf 0$	aR	bL
1	$\overline{0}$	1			aR	$[(bL+aR)/2]$
1	1	0	Ω	$\mathbf 0$	a _L	MUTE
1	1	$\overline{0}$	0		aL	bR
1	1	0		$\mathbf 0$	aL	$b\Box$
1	1	$\overline{0}$		1	aL	$\sqrt{aL+bR/2}$
1	1	1	0	$\mathbf 0$	$[(al+bR)/2]$	MUTE
1	1	1	Ω	1	$\sqrt{[(al+bR)/2]}$	bR
1	1	1		$\mathbf 0$	$[(bL+aR)/2]$	$b\overline{L}$
1	1				$[(al+bR)/2]$	$[(al+bR)/2]$

Table 7. ATAPI Decode (Continued)

Figure 8. ATAPI Block Diagram

5.4 CHANNEL A VOLUME CONTROL (ADDRESS 03H)

5.5 CHANNEL B VOLUME CONTROL (ADDRESS 04H)

5.5.1 MUTE (MUTE) BIT 7

Default = 0

0 - Disabled

1 - Enabled

Fucntion:

The Digital-to-Analog converter output will mute when enabled. The quiescent voltage on the output will be retained. The muting function is affected, similiar to attenuation changes, by the Soft and Zero Cross bits in the [Transition and Mixing Control \(address 02h\)](#page-18-0) register. The MUTEC will go active during the mute period if the Mute function is enabled for both channels.

5.5.2 VOLUME (VOLx) BIT 0-6

Default = 0 dB (No Attenuation)

Function:

The digital volume control allows the user to attenuate the signal in 1 dB increments from 0 to -90 dB. Volume settings are decoded as shown in Table [8](#page-21-2). The volume changes are implemented as dictated by the Soft and Zero Cross bits in the [Transition and Mixing Control \(address 02h\)](#page-18-0) register. All volume settings less than - 94 dB are equivalent to enabling the Mute bit.

Table 8. Example Digital Volume Settings

6. CHARACTERISTICS AND SPECIFICATIONS

(Min/Max performance characteristics and specifications are guaranteed over the Specified Operating Conditions. Typical performance characteristics are derived from measurements taken at $T_A = 25^{\circ}C$.)

SPECIFIED OPERATING CONDITIONS

ABSOLUTE MAXIMUM RATINGS (AGND = 0 V; all voltages with respect to AGND. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.)

Notes: 1. Any pin except supplies.

ANALOG CHARACTERISTICS (CS4341A-KS) (Test conditions (unless otherwise specified): Input test signal is a 997 Hz sine wave at 0 dBFS; measurement bandwidth is 10 Hz to 20 kHz; test load R_L = 10 kΩ, C_L = 10 pF (see Figure [9\)](#page-24-0))

ANALOG CHARACTERISTICS (CS4341A-KS) (Continued)

Notes: 2. One-half LSB of triangular PDF dither is added to data.

3. Refer to Figure [10](#page-24-1).

.

Figure 10. Maximum Loading

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

(The filter characteristics and the X-axis of the response plots have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs.)

Notes: 4. For Single-Speed Mode, the measurement bandwidth is 0.5465 Fs to 3 Fs. For Double-Speed Mode, the measurement bandwidth is 0.577 Fs to 1.4 Fs.

5. De-emphasis is only available in Single-Speed Mode.

 $\mathbf 0$

 -10

Figure 10. Single-Speed Stopband Rejection **Figure 11. Single-Speed Transition Band**

Figure 12. Single-Speed Transition Band (Detail) Figure 13. Single-Speed Passband Ripple

Figure 14. Double-Speed Stopband Rejection Figure 15. Double-Speed Transition Band

Figure 16. Double-Speed Transition Band (Detail) Figure 17. Double-Speed Passband Ripple

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE

6. Only required for Quad-speed mode.

Figure 18. Serial Input Timing

SWITCHING SPECIFICATIONS - CONTROL PORT INTERFACE

(Inputs: Logic 0 = AGND, Logic 1 = VA)

Notes: $7.$ Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.

8. [See "Rise Time for Control Port Clock" on page 11.](#page-10-1) for a recommended circuit to meet rise time specification.

Figure 19. Control Port Timing - I2C Mode

SWITCHING SPECIFICATIONS - CONTROL PORT INTERFACE (Continued)

Notes: 9. t_{spi} only needed before first falling edge of \overline{CS} after \overline{RST} rising edge. $t_{spi} = 0$ at all other times.

10. Data must be held for sufficient time to bridge the transition time of CCLK.

11. For f_{sclk} < 1 MHz.

Figure 20. Control Port Timing - SPI Mode

DC ELECTRICAL CHARACTERISTICS (AGND = 0 V; all voltages with respect to AGND.)

DIGITAL INPUT CHARACTERISTICS (AGND = 0 V; all voltages with respect to AGND.)

DIGITAL INTERFACE SPECIFICATIONS (GND = 0 V; all voltages with respect to GND.)

12. Normal operation is defined as RST = HI with a 997 Hz, 0dBFS input sampled at the highest F_s for each speed mode, and open outputs, unless otherwise specified.

13. Power Down Mode is defined as \overline{RST} = LO with all clocks and data lines held static.

14. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figure [1.](#page-5-1) Increasing the capacitance will also increase the PSRR.

7. PARAMETER DEFINITIONS

Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

Dynamic Range

The ratio of the full-scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units are in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Error

The deviation from the nominal, full-scale analog output for a full-scale digital input.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

8. REFERENCES

- 1) CDB4341A Evaluation Board Datasheet
- 2) "The I²C Bus Specification: Version 2.1" Philips Semiconductors, January 2000. http://www.semiconductors.philips.com

9. PACKAGE DIMENSIONS

F H L L H **E H** \mathcal{C} H Н Н H П **1b**

16L SOIC (150 MIL BODY) PACKAGE DRAWING

JEDEC # : MS-012

THERMAL CHARACTERISTICS AND SPECIFICATIONS

