

# Unipolar 2-Phase Microstepping Motor Driver IC

## **Features and Benefits**

- Power supply voltage,  $V_{BB}$ , 46 V maximum, 10 to 44 V normal operating range
- 18.6 × 9.9 mm package footprint
- Logic supply voltage,  $V_{\text{DD}},\,3.3$  to  $5.5\;\text{V}$
- Maximum output current: 1.5 A
- Four NMOS output MOSFETs,  $R_{DS(on)} = 0.25 \Omega$  typical
- Built-in sequencer
- Simplified clock-in stepping control
- Full- and half-stepping and  $\frac{1}{4}$ ,  $\frac{1}{8}$ , and  $\frac{1}{16}$  microstepping
- Surface mount type 44-pin molded package for automatic assembly and low profile
- Self-excitation PWM current control with fixed off-time
- Microstepping off-time adjusted automatically by step

Continued on the next page ...

### Package: 44-pin HSOP surface mount



Not to scale

## Description

The SI-7321M constant-current mode motor driver IC features efficient unipolar driver design for full- and half-step operation, and 1/4, 1/8, and 1/16 microstepping. The clock-in type input interface allows simplified control logic, with the flexibility of sequencer timing using either rising Clock edge only or both rising and falling edges. Additional flexibility is provided by user-configurable blanking time, and load circuit short or open protection (patent pending). Along with inputs for built-in sense current detection, these features minimize power losses.

The device has a multi-chip internal structure for lower thermal resistance. The control IC (MIC) and the four power elements (MOSFET) are all separate ICs. The package (HSOP) provides wide output terminals at each corner, further enhancing device thermal dissipation.

The built-in excitation distribution circuit (sequencer) allows motor control using only the Clock signal for simple operations (forward, reverse, hold), with motor speed control by frequency input into Clock pin, and rotation direction control by a dedicated logic input. This eliminates logic signal lines required for conventional phase-input methods, and reduces demand on heavily-used CPUs.

Low-power sleep mode, as well as reduced power during PWM off-time maximize energy savings.



## Functional Block Diagram

#### Features and Benefits (continued)

reference current ratio

- Built-in synchronous rectifying circuit reduces losses at PWM switch-off
- Synchronous PWM chopping function prevents motor noise in Hold mode
- Built-in current sensing for each phase, set externally
- Dual sleep modes reduce IC input current in stand-by state
- · Built-in protection against motor coil opens and shorts
- User-configurable operation options, set by external logic input:
  Blanking time: 1.8 μs or 3.6 μs
  - Sequencer timing on Clock input rising (POS) edge or both rising and falling (POS/NEG) edges
  - Protection features enable or disable

#### Selection Guide

Part Number	Package	Packing
SI-7321M	SOP 44-pin surface mount	2000 pieces/ 13-in. reel

#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units
Load Supply Voltage	V <sub>M</sub>		46	V
Main Power Supply Voltage	V <sub>BB</sub>		46	V
Logic Supply Voltage	V <sub>DD</sub>		6	V
Output Current	Io	Current ratio mode F; output current rating may be limited by duty cycle, ambient temperature, and heat sinking; under any set of conditions, do not exceed the specified junction temperature, T <sub>J</sub>	1.5	A
Logic Input Voltage	V <sub>IN</sub>		-0.3 to V <sub>DD</sub> +0.3	V
REF Input Voltage	V <sub>REF</sub>		-0.3 to V <sub>DD</sub> +0.3	V
Sense Voltage	V <sub>RS</sub>	$t_w$ < 1 µs not considered ( $t_w$ = deadtime after the sense voltage exceeds ±2 V)	±2	V
Power Dissipation	PD	Using Sanken evaluation board at 25°C; rating significantly affected by the application PCB layout	3.5	W
Junction Temperature	TJ		150	°C
Ambient Temperature	T <sub>A</sub>		-20 to 80	°C
Storage Temperature	T <sub>stg</sub>		-30 to 150	°C

### **Recommended Operating Conditions**

Characteristic	Symbol	Conditions	Min.	Тур.	Max.	Unit
Load Supply Voltage	V <sub>M</sub>		3	-	44	V
Main Power Supply Voltage	V <sub>BB</sub>		10	-	44	V
Logic Supply Voltage	V <sub>DD</sub>	Surge voltage at VDD pin should be less than $\pm 0.5$ V to avoid malfunctioning in operation	3.3	_	5.5	V
	V	Protection features disabled	0.04	-	1.0	V
REF input voltage	V REF	Protection features enabled	0.04	-	0.5	V
Case Temperature	T <sub>C</sub>	Measured at center of case on branded side	_	_	85	°C

All performance characteristics given are typical values for circuit or system baseline design only and are at the nominal operating voltage and an ambient temperature,  $T_A$ , of 25°C, unless otherwise stated.





### **ELECTRICAL CHARACTERISTICS**, valid at $T_A = 25^{\circ}C$ , $V_{BB} = 24$ V, $V_{DD} = 5$ V, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Main Dowar Supply Current	I <sub>BB</sub>	Normal operation	_	_	15	mA
Main Power Supply Current		Sleep1 or Sleep2 modes	_	_	100	μA
Logic Supply Current	I <sub>DD</sub>		_	_	5	mA
MOSFET Breakdown Voltage	V <sub>DSS</sub>	V <sub>BB</sub> = 44 V, I <sub>DS</sub> = 1 mA	100	_	-	V
MOSFET Output On-Resistance	R <sub>DS(on)</sub>	I <sub>DS</sub> = 1.5 A	_	0.25	0.4	Ω
MOSFET Body Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 1.5 A	_	0.95	1.2	V
Maximum Clock Frequency <sup>1</sup>	f <sub>clk</sub>	Clock duty cycle = 50%, at rising clock edge	250	_	-	kHz
	V <sub>IL</sub>		_	_	$0.25 \times V_{DD}$	V
Logic input voltage	V <sub>IH</sub>		0.75 × V <sub>DD</sub>	_	-	V
Logic Input Current	IIL		-	±1	-	μA
	I <sub>IH</sub>		_	±1	-	μA
	$V_{REF}$	Protection functions disabled	0.04	_	1.5	V
REF Input Voltage Range <sup>2</sup>		Protection functions enabled	0.04	_	0.6	V
	V <sub>REFS</sub>	Sleep1 mode, output off, sequencer enabled, $I_{BBS}$ within specification	2.0	-	V <sub>DD</sub>	V
REF Input Current	I <sub>REF</sub>	$V_{REF} = 0$ to $V_{DD}$	-	±10	-	μA
SENSE Voltage	V <sub>SENSE</sub>	V <sub>REF</sub> = 0.2 V, current ratio mode F	_	0.2	-	V
SENSE Current	I <sub>SENSE</sub>		_	±10	-	μA
Overcurrent Protection Threshold Voltage	V <sub>OCP</sub>	Motor coil short circuit, $V_{SENSE} \ge V_{OCP}$	0.65	0.7	0.75	V
Flog Din Logio Output Voltago	V <sub>FLAGL</sub>	I <sub>FLAGL</sub> = 1.25 mA	-	_	1.25	V
Flag Pin Logic Output Voltage	V <sub>FLAGH</sub>	I <sub>FLAGH</sub> = -1.25 mA	V <sub>DD</sub> – 1.25	_	-	V
Elag Din Logio Output Current3	I <sub>FLAGL</sub>		_	_	1.25	mA
	I <sub>FLAGH</sub>		- 1.25	_	-	mA
Ma Din Lagia Output Valtaga	V <sub>MOL</sub>	I <sub>MOL</sub> = 1.25 mA	_	_	1.25	V
	V <sub>MOH</sub>	$I_{MOH} = -1.25 \text{ mA}$	V <sub>DD</sub> – 1.25	_	-	V
Mo Din Logio Output Current <sup>3</sup>	I <sub>MOL</sub>		-	_	1.25	mA
	I <sub>MOH</sub>		- 1.25	_	-	mA

<sup>1</sup>Operation at a step frequency greater than the specified minimum value is possible but not warranted.

<sup>2</sup>V<sub>REF</sub> setting range affected by whether or not protection features are enabled.

<sup>3</sup>Negative current is defined as coming out of the specified pin.





Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
	Mode F		_	100.0	_	%
	Mode E		_	98.1	_	%
	Mode D		_	95.7	_	%
	Mode C		-	92.4	_	%
	Mode B		-	88.2	-	%
	Mode A		-	83.1	_	%
	Mode 9		_	77.3	_	%
Step Reference Current Ratio	Mode 8	$V_{REF} = V_{RSx} = 100$ %, $V_{REF} = 0.04$ to 1.5 V	_	70.7	_	%
	Mode 7		_	63.4	_	%
	Mode 6		_	55.5	_	%
	Mode 5		_	47.1	_	%
	Mode 4		_	38.2	_	%
	Mode 3		_	29.0	_	%
	Mode 2		_	19.5	_	%
	Mode 1		_	9.8	_	%
Sleep-Enable Recovery Time	t <sub>SE</sub>	Sleep1 and Sleep2 modes	100	_	_	μs
Curitoping Time	t <sub>con</sub>	Measured from Clock edge to output on	_	2.0	_	μs
	t <sub>coff</sub>	Measured from Clock edge to output off	_	1.5	_	μs
DW/M Minimum On Time	4	B_SEL = low	-	1.8	_	μs
	Lon(min)	B_SEL = high	-	3.6	_	μs
	t <sub>off1</sub>	Current ratio modes 8 through F	-	13	_	μs
PWM Off-Time	t <sub>off2</sub>	Current ratio modes 4 through 7	-	9.5	_	μs
	t <sub>off3</sub>	Current ratio modes 1 through 3	_	7.5	_	μs
Load Disconnection Undetected Time	t <sub>opp</sub>	Measured from PWM off	1.5	2	2.5	μs

### **STEPPING CHARACTERISTICS** valid at $T_A = 25^{\circ}C$ , $V_{BB} = 24$ V, $V_{DD} = 5$ V, unless otherwise specified









Din Nome	Logic Level						
Pin Name	Low	High					
Reset	Normal operation	Logic reset					
CW/CCW	Forward	Reverse					
M1							
M2	Commutation / Sleep2 function (see table 2)						
M3							
Ref/Sleep1	Normal operation / Sleep1 function (see Reference Voltage Ranges section)						
Sync	Asynchronous PWM control	Synchronous PWM control					
B_SEL	Short Blanking Time (1.8 µs)	Long Blanking Time (3.6 µs)					
E_SEL	Clock input: POS/NEG edge	Clock input: POS edge					
P_SEL	Protection circuits enabled	Protection circuits disabled					

#### Table 1. Truth Table for Common Input Pins

Table 2. Trut	h Table for	Commutation/Sleep2	<b>Function</b>

Inj	out Pi	ns	Operation Mode		Current Ratio
M1	M2	М3	Phases*	Stepping	Mode
L	L	L	2	Full	8 only
Н	L	L	2	Full	F only
L	Н	L	1-2	Half	8, F
Н	Н	L	1-2	Half	F
L	L	н	W1-2	Quarter	4, 8, C, F
Н	L	Н	2W1-2	Eighth	2, 4, 6, 8, A, C, E, F
L	Н	Н	4W1-2	Sixteenth	1 through F
Н	Н	Н	Sleep2 Mod	e Enable	_

\*W means "double"

#### Table 3. Truth Table for Monitor Outputs

Pin Name	Low Level	High Level
Мо	Not operating in 2-Phase Excitation	Operating in 2-Phase Excitation
Flag	Normal operation	Protection circuit operating





## **Step Timing Options**







## **Protection Circuits Operation**



The protection functions could operate even if the fault has not occurred; for example, if the load has not actually been disconnected. This can happen when the negative edge of the PWM pulse occurs after the Load Disconnection Undetected Time,  $t_{opp}$ , because the negative edge has been boosted by the surge noise generated after PWM is turned off (center panel). It can also occur when the rise time of the pulse is delayed long enough that  $t_{opp}$  occurs before the pulse has reached full amplitude (right panel).

To prevent this, please evaluate the application design to optimize inductance of the motor harness and PCB traces so that the transmission and slew rates of the output pulse enable it to be completed before  $t_{opp}$  has expired.

The problem does not arise when the negative edge of the pulse fails to transition the full pulse amplitude. Moreover, the device may continue in normal operation if a surge suppressor capacitor is connected between the output pins (Ox) and power ground.





## **Step Sequencing**

All illustrations in this section are based on step sequencing using the POS edge option. When the POS/NEG edge option is used, step sequences occur at both the rising edge and the falling edge of the Clock pulse.

#### Full step

M1: Low, M2: Low, M3: Low (Current ratio mode 8)











### Half step

M1: Low, M2: High, M3: Low (Current ratio modes 8, F)



M1: High, M2: High, M3: Low (Current ratio mode F)







Quarter step M1: Low, M2: Low, M3: High







Eighth step M1: High, M2: Low, M3: High







Sixteenth step M1: Low, M2: High, M3: High







# Unipolar 2-Phase Microstepping Motor Driver IC

#### **Excitation Current Ratio Mode State Tablea**

	Internal Sequence State			Step Sequencing							
Direction	Pha	ise A	Pha	se B	Full	Step	Half	Step	1/. Sten	1/2 Step	1/10 Stop
	PWM	Mode	PWM	Mode	Mode 8	Mode F	Mode 8, F	Mode F	1/4 Step	-78 Step	<sup>1716</sup> Step
	A	8	B	8	X	Xb	X	Xp	Х	X	X
	A	7	В	9						X	X
	A	6	B	A						X	X
	A	5	B	B					×		X
0.014	A	4							^	^	× ×
CCW	Δ	2	B	F						X	X
🛉	A	1	B	F							X
	_	-	B	F			Х	Х	Х	Х	X
	Ā	1	В	F							Х
	Ā	2	В	E						Х	Х
	Ā	3	В	D							Х
	Ā	4	В	С					Х	X	Х
	<u>Ā</u>	5	B	В							X
	Ā	6	B	A						X	X
	<u>A</u>	/	B	9	X	Vb	X	Vb	X		X
	A	8	B	8	× –	X	X	Xu	~	~	X
	<u>A</u>	9		6						v	
	A ⊼	B	B	5						^	X
	<u> </u>	C C	B	4					X	x	X
	<u> </u>	D	B	3							X
	Ā	E	B	2						Х	X
	Ā	F	В	1							Х
	Ā	F	-	-			Х	Х	X	Х	Х
	Ā	F	B	1							Х
	<u>Ā</u>	E	B	2						X	X
	Ā	D	B	3							X
	<u>A</u>	C	B	4					X	X	X
	<u>A</u>	B	B	5							X
	<u>A</u>	A	B	0							
	A	9		8	X	Yb	X	Yb	X	X	X
	<u> </u>	7		9		X	~	A	~		X
	<u> </u>	6	B	Ă						Х	X
	Ā	5	B	B							X
	Ā	4	B	С					Х	Х	Х
	Ā	3	B	D							Х
	Ā	2	B	E						X	Х
	Ā	1	B	F							X
	_	-	B	F			X	X	X	X	X
	A	1	B								X
	A	2	B B								
	Δ	3 4		0			+		×	×	X
	A	5		B					<u> </u>		X
	A	6	R	Ā	İ					Х	X
	A	7	B	9					1		X
	A	8	B	8	X	Xb	X	Xp	Х	Х	Х
[	A	9	B	7							Х
	A	A	B	6			ļ			Х	X
	A	B	<u> </u>	5							X
	A		B	4					X	<u> </u>	X
	A		B	3							X V
	A		<u> </u>	<u>∠</u>						<u> </u>	×
🔶	A	F		_			X	X	X	x	X
	A	F	B	1				~			X
CW	A	E	B	2						х	X
	A	D	B	3							X
	A	С	В	4					X	X	X
	А	В	В	5							Х
[	A	A	В	6						Х	Х
	A	9	В	7							X

<sup>a</sup>The change behavior is determined by the settings of the excitation pins (M1, M2, and M3) before and after the Clock edge.

<sup>b</sup>Sequence state is Mode 8, but step reference current ratio is Mode F. Mode F has step reference current ratio of 100%, and PWM off-time of 14 µs.





### **Pin-out Diagram**



#### **Terminal List Table**

Number	Name	Function	Number	Name	Function
1	OutA	Output of phase A	23	OutB	Output of phase B
2	OutA	Output of phase A	24	OutB	Output of phase B
3	NC	Non connected pin	25	NC	Non connected pin
4	RsA	Phase A sense resistor connection	26	RsB	Phase B sense resistor connection
5	GĀ	Phase A MOSFET Gate	27	GB	Phase B MOSFET gate
6	Gnd1	Gnd1	28	Gnd1	Gnd1
7	E_SEL	Edge select input	29	Gnd2	Gnd2
8	P_SEL	Protection enable/disable input	30	Flag	Output of protection circuit monitor
9	Sync	PWM control switch input	31	Мо	Output from monitor of 2-phase excitation status
10	CW/CCW	Sequence rotation switch	32	VDD	Power supply to logic
11	Reset	Reset for internal logic	33	Ref/Sleep1	V <sub>REF</sub> PWM control input / Sleep1 enable input
12	Clock	Stepping clock input	34	Gnd3	Gnd3
13	M1		35	NC	Non connected pin
14	M2	Commutation and Sleep2 setting	36	VBB	Main power supply (for motor)
15	M3		37	NC	Non connected pin
16	B_SEL	Blanking time select input	38	Gnd4	Gnd4
17	Gnd1	Gnd1	39	Gnd1	Gnd1
18	GB	Phase A MOSFET Gate	40	GA	Phase A MOSFET gate
19	RsB	Phase B sense resistor connection	41	RsA	Phase A sense resistor connection
20	NC	Non connected pin	42	NC	Non connected pin
21	OutB	Output of phase B	43	OutA	Output of phase A
22	OutB	Output of phase B	44	OutA	Output of phase A





## **Application Information**



Typical application circuit

- Take precautions to avoid noise on the  $V_{DD}$  line; noise levels greater than 0.5 V on the  $V_{DD}$  line may cause device malfunction. Noise can be reduced by separating the Logic Ground and the Power Ground on the PCB, and connect them at Gnd pins.
- Constants, for reference use only:

R1, R3 = $10 \text{ k}\Omega$	$CA = 100 \ \mu F / 50 \ V$
$R2 = 1 k\Omega (RV)$	$CB = 10 \ \mu F \ / \ 10 \ V$
	C1, C2 = $0.1  \mu F$

- Unused logic input pins (CW/CCWR, M1, M2, M3, E\_SEL, P\_SEL, B\_SEL, Reset, and Sync) *must* be pulled up/down to V<sub>DD</sub> or ground. If those unused pins are left open, the device malfunctions.
- Unused logic output pins (Mo, Flag) must be kept open.





 $\bullet$  The SI-7321M control current,  $I_{\rm O}$  , (at Mode F) is calculated as follows:

$$I_O = V_{REF} \ / \ R_S \ .$$

Moreover, setting  $V_{REF}$  more than 2 V initiates Sleep1 mode, which sets all outputs in the off state, however, the internal logic circuit remains active.

• The timing of the following input signals should be synchronized:

The rising edge of CW/CCW, M1, M2, M3,  $E\_SEL$  with that of the Clock input.

The Reset pin release (the falling edge of the Reset input pulse) and the rising edge of the Clock input.

If these signals are not synchronized, the device may operate in an undefined manner.

• The logic inputs (Reset, Clock, CW/CCW, M1, M2, M3, Sync E\_SEL, B\_SEL, and P\_SEL) should not be left open. If any of these are not used, be sure to connect them to VDD or GND.

If any of the logic inputs remain open, a malfunction may occur due to external noise.

• When a logic output (Mo or Flag) is not used, be sure to keep it open.

In case it is connected to VDD or GND, it may cause device deterioration and/or breakdown.

- The SI-7321M includes motor coil short-circuit and motor coil open protection circuits. Protection is activated by sensing voltage on the Rsx inputs, with the threshold level determined by external sense resistors,  $R_{SExtx}$ . Therefore, an overcurrent condition cannot be detected which results from the OUTx pins or Rsx pins, or both, shorting to Gnd.
- This driver has CMOS inputs.

When static electricity is a problem, care should be taken to properly control the room humidity. This is particularly true in the winter when static electricity is most troublesome.

Care should be taken with device leads and with assembly sequencing to avoid applying static charges to IC leads. PC board pins should be shorted together to keep them at the same potential to avoid this kind of trouble.





Package Outline Drawing, HSOP-44



Terminal core material: Cu Terminal treatment: Ni plating and Pb-free solder dip Package: HSOP-44

Dimensions in millimeters

Appearance: The body shall be clean and shall not bear any stain, rust, or flaw

Branding codes (exact appearance at manufacturer discretion):
1st line, type: SI7321M
2nd line, lot: SK YMW
Where: Y is the last digit of the year of manufacture M is the month (1 to 9, O, N, D)
W is the week
3rd line, tracking code: NNNN

Marking: The type number and lot number shall be clearly marked in white



Device composition 100% lead (Pb) free





### **Packing Information**



**Dimensions in mm** 



at supplier discretion within limits shown

**Dimensions in mm** 







**WARNING** — These devices are designed to be operated at lethal voltages and energy levels. Circuit designs that embody these components must conform with applicable safety requirements. Precautions must be taken to prevent accidental contact with power-line potentials. Do not connect grounded test equipment.

The use of an isolation transformer is recommended during circuit development and breadboarding.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

#### **Cautions for Storage**

- Ensure that storage conditions comply with the standard temperature (5°C to 35°C) and the standard relative humidity (around 40 to 75%); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of products that have been stored for a long time.

#### **Cautions for Testing and Handling**

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between adjacent products, and shorts to the heatsink.

#### **Remarks About Using Silicone Grease with a Heatsink**

- When silicone grease is used in mounting this product on a heatsink, it shall be applied evenly and thinly. If more silicone grease than required is applied, it may produce stress.
- Coat the back surface of the product and both surfaces of the insulating plate to improve heat transfer between the product and the heatsink.
- Volatile-type silicone greases may permeate the product and produce cracks after long periods of time, resulting in reduced heat radiation effect, and possibly shortening the lifetime of the product.
- Our recommended silicone greases for heat radiation purposes, which will not cause any adverse effect on the product life, are indicated below:

Туре	Suppliers
G746	Shin-Etsu Chemical Co., Ltd.
YG6260	Momentive Performance Materials, Inc.
SC102	Dow Corning Toray Silicone Co., Ltd.

#### Soldering

• When soldering the products, please be sure to minimize the working time, within the following limits:

260±5°C		10 s	
		-	

- 350±5°C 3 s
- Heat gun should be at a distance of at least 1.5 mm from the body of the products

#### **Electrostatic Discharge**

- When handling the products, operator must be grounded. Grounded wrist straps worn should have at least 1 MΩ of resistance to ground to prevent shock hazard.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in other to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in our shipping containers or conductive containers, or be wrapped in aluminum foil.





The products described herein are manufactured in Japan by Sanken Electric Co., Ltd. for sale by Allegro MicroSystems, Inc.

Sanken and Allegro reserve the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Therefore, the user is cautioned to verify that the information in this publication is current before placing any order.

When using the products described herein, the applicability and suitability of such products for the intended purpose shall be reviewed at the users responsibility.

Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable.

Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to society due to device failure or malfunction.

Sanken products listed in this publication are designed and intended for use as components in general-purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Their use in any application requiring radiation hardness assurance (e.g., aerospace equipment) is not supported.

When considering the use of Sanken products in applications where higher reliability is required (transportation equipment and its control systems or equipment, fire- or burglar-alarm systems, various safety devices, etc.), contact a company sales representative to discuss and obtain written confirmation of your specifications.

The use of Sanken products without the written consent of Sanken in applications where extremely high reliability is required (aerospace equipment, nuclear power-control stations, life-support systems, etc.) is strictly prohibited.

The information included herein is believed to be accurate and reliable. Application and operation examples described in this publication are given for reference only and Sanken and Allegro assume no responsibility for any infringement of industrial property rights, intellectual property rights, or any other rights of Sanken or Allegro or any third party that may result from its use.

Anti radioactive ray design is not considered for the products listed herein.

Copyright © 2009-2011 Allegro MicroSystems, Inc. This datasheet is based on Sanken datasheet SSJ-03243



