
MITSUBISHI SEMICONDUCTOR < Dual-In-Line Package Intelligent Power Module>

PS21961-4/-4A/-4C/-4W

TRANSFER-MOLD TYPE INSULATED TYPE



INTEGRATED POWER FUNCTIONS


600V/3A low-loss RC-IGBT inverter bridge for three phase DC-to-AC power conversion

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS

- For upper-leg IGBTs : Drive circuit, High voltage high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs : Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling : Corresponding to an SC fault (Lower-leg IGBT) or a UV fault (Lower-side supply).
- Input interface : 3V, 5V line (High Active).
- UL Approved : Yellow Card No. E80276


APPLICATION


AC100V~200V three phase low power motor inverter drive.






TRANSFER-MOLD TYPE INSULATED TYPE







TRANSFER-MOLD TYPE INSULATED TYPE




- (Note 3) Input logic is high-active. There is a 3.3kΩ (min) pull-down resistor built-in each input circuit. When using an external CR filter, please make it satisfy the Note1: input threshold voltage
 - By virtue of integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible. (see also Fig. 11) 2:
 - This output is open drain type. The signal line should be pulled up to the positive side of the 5V power supply with approximately $10k\Omega$ resistor. 3: (see also Fig. 11)
 - The wiring between the power DC link capacitor and the P, N1 terminals should be as short as possible to protect the DIP-IPM against catastrophic high 4: The winning between the power DC link capacitor and the P, N1 terminals should be as short as possible to protect the DIP-IPM against catastrophic surge voltages. For extra precaution, a small film type snubber capacitor (0.1~0.22µF, high voltage type) is recommended to be mounted close to these P & N1 DC power input pins. High voltage (600V or more) and fast recovery type (less than 100ns) diodes should be used in the bootstrap circuit. It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
 - 5:
 - 6: 7:
- **MITSUBISHI** ECTRIC

δvn

VNC (15V line

TRANSFER-MOLD TYPE INSULATED TYPE



MAXIMUM RATINGS ($T_j = 25^{\circ}C$, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condition		Ratings	Unit
Vcc	Supply voltage	Applied between P-N		450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N		500	V
VCES	Collector-emitter voltage			600	V
±IC	Each IGBT collector current	Tc = 25°C		3	A
±ICΡ	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms		6	A
Pc	Collector dissipation (RC-IGBT)	Tc = 25°C, per 1 chip		21.3	W
Tj	Junction temperature		(Note 1)	-20~+125	°C

Note 1: The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ $Tc \le 100^{\circ}C$). However, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to $T_{j(ave)} \le 125^{\circ}C$ (@ $Tc \le 100^{\circ}C$).

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-U, VVFB-V, VWFB-W	20	V
VIN	Input voltage	Applied between UP, VP, WP, UN, VN, WN-VNC	-0.5~VD+0.5	V
Vfo	Fault output supply voltage	Applied between FO-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Fo terminal sink current	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V




TRANSFER-MOLD TYPE INSULATED TYPE

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply voltage self protection limit (short circuit protection capability)	$V_D = 13.5 \sim 16.5 V$, Inverter part T _j = 125°C, non-repetitive, less than 2µs	400	V
Тс	Module case operation temperature	(Note 2)	-20~+100	°C
Tstg	Storage temperature		-40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, 1 minute, All connected pins to heat-sink plate	1500	Vrms

Note 2: Tc measurement point



THERMAL RESISTANCE

Cumhal	Devementer	Condition	Limits			Unit
Symbol Parameter	Parameter	Condition		Тур.	Max.	Unit
Rth(j-c)Q	Junction to case thermal resistance (Note 3)	Inverter RC-IGBT part (per 1/6 module)			4.7	°C/W

Note 3: Grease with good thermal conductivity and long-term quality should be applied evenly with +100μm~+200μm on the contacting surface of DIP-IPM and heat-sink.

The contacting thermal resistance between DIP-IPM case and heat sink (Rth(c-f)) is determined by the thickness and the thermal conductivity of the applied grease. For reference, Rth(c-f) (per 1/6 module) is about 0.3° C/W when the grease thickness is 20µm and the thermal conductivity is 1.0W/m·k.

ELECTRICAL CHARACTERISTICS (Tj = 25° C, unless otherwise noted) **INVERTER PART**

Cumhal	Devementer	Condition			Limits		
Symbol	Parameter		Condition		Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation	VD = VDB = 15V	IC = 3A, Tj = 25°C		1.70	2.20	V
VCE(sal)	voltage	VIN = 5V	IC = 3A, Tj = 125°C	-	1.80	2.30	V
VEC	FWD forward voltage	$T_j = 25^{\circ}C, -IC = 3A, VIN = 0V$		—	1.50	2.00	V
ton				0.50	0.95	1.50	μs
trr		VCC = 300V, VD = VDB = 15V			0.30	—	μs
tc(on)	Switching times	IC = 3A, Tj = 125°C, VI	$IC = 3A, Tj = 125^{\circ}C, VIN = 0 \leftrightarrow 5V$			0.60	μs
toff		Inductive load (upper-l	Inductive load (upper-lower arm)		1.40	2.00	μs
tc(off)				—	0.50	0.80	μs
ICES	Collector-emitter cut-off		$T_j = 25^{\circ}C$	—	_	1	mA
1020	current	VCE = VCES	$T_j = 125^{\circ}C$	-	_	10	



TRANSFER-MOLD TYPE INSULATED TYPE

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition			Limits			Unit
Symbol	Farameter		Condition			Тур.	Max.	Onit
		VD = VDB = 15V Total of VP1-VNC, VN1-VNC		—	—	2.80	mA	
ID	Circuit current	VIN = 5V	VUFB-	U, VVFB-V, VWFB-W	—	—	0.55	mA
		VD = VDB = 15V	Total	of VP1-VNC, VN1-VNC	—	—	2.80	mA
		VIN = 0V	VUFB-	U, Vvfb-V, Vwfb-W	_	—	0.55	mA
VFOH	Fault output voltage	Vsc = 0V, Fo terminal pull-up to 5V by $10k\Omega$			4.9	—	—	V
VFOL	Fault output voltage	VSC = 1V, IFO = 1mA			—	—	0.95	V
VSC(ref)	Short circuit trip level	$T_j = 25^{\circ}C, V_D = 15V$ (Note 4)			0.43	0.48	0.53	V
lin	Input current	VIN = 5V			0.70	1.00	1.50	mA
UVDBt				Trip level	10.0	—	12.0	V
UVDBr	Control supply under-voltage	Ti ≤ 125°C		Reset level	10.5	—	12.5	V
UVDt	protection	1]≤125 €		Trip level	10.3	—	12.5	V
UVDr				Reset level	10.8	—	13.0	V
tFO	Fault output pulse width			(Note 5)	20	—	—	μs
Vth(on)	ON threshold voltage				—	2.1	2.6	V
Vth(off)	OFF threshold voltage	Applied between UP, VP, WP, UN, VN, WN-VNC			0.8	1.3	—	V
Vth(hys)	ON/OFF threshold hysteresis voltage				0.35	0.65	—	V

Note 4: Short circuit protection is functioning only for the lower-arms. Please select the external shunt resistance such that the SC trip-level is less than 1.7 times of the current rating.


5: Fault signal is asserted corresponding to a short circuit or lower side control supply under-voltage failure.

MECHANICAL CHARACTERISTICS AND RATINGS

Devemeter	Can	dition	Limits			Linit
Parameter	Con	dition	Min.	Тур.	Max.	Unit
Mounting torque	Mounting screw : M3 (Note 6) Recommended : 0.69 N·m		0.59	_	0.78	N∙m
Weight			—	10	—	g
Heat-sink flatness		-50		100	μm	

Note 6: Plain washers (ISO 7089~7094) are recommended.

Note 7: Flatness measurement position






TRANSFER-MOLD TYPE INSULATED TYPE

RECOMMENDED OPERATION CONDITIONS

Symbol Parameter		Condition			Limits		11-24
		Condition			Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-N	0	300	400	V	
Vd	Control supply voltage	Applied between VP1-VNC, VN1-VNC		13.5	15.0	16.5	V
Vdb	Control supply voltage	Applied between VUFB-U, VVFB-V, VWFB-W			15.0	18.5	V
$\Delta VD, \Delta VDB$	Control supply variation				—	1	V/µs
tdead	Arm shoot-through blocking time	For each input signal, $Tc \le 100^{\circ}C$			—	_	μs
fpwm	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C			_	20	kHz
	Allowable r.m.s. current	VCC = 300V, VD = VDB = 15V, fPWM = 5kHz		—	_	2.0	Arms
lo	Allowable I.III.S. Current	$\begin{array}{l} P.F = 0.8, \mbox{ sinusoidal PWM}, \\ T_{j} \leq 125^{\circ}C, \mbox{ Tc} \leq 100^{\circ}C \end{array} \tag{Note 8} \end{array}$	fPWM = 15kHz	—	_	1.5	AIIIS
PWIN(on)	Allowable minimum input				—	—	
PWIN(off)	pulse width	(Note 9)			—	—	μs
VNC	VNC variation	Between VNC-N (including surge)		-5.0	_	5.0	V

Note 8: The allowable r.m.s. current also depends on the actual application conditions. 9: IPM might not make response or work properly if the input signal pulse width is less than the recommended minimum value.

Fig. 7 THE DIP-IPM INTERNAL CIRCUIT






TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 8 TIMING CHART OF THE DIP-IPM PROTECTIVE FUNCTIONS


[A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)

- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. Fo outputs (tFO(min) = 20μ s).
- a6. Input = "L". IGBT OFF.
- a7. Input = "H".
- a8. IGBT OFF in spite of input "H".



[B] Under-Voltage Protection (Lower-side, UVD)

- b1. Control supply voltage rising : After the voltage level reaches UVDr, the circuits start to operate when next input is applied. b2. Normal operation : IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo outputs (tFO \geq 20 μs and FO outputs continuously during UV period).
- b6. Under voltage reset (UVDr).
- b7. Normal operation : IGBT ON and carrying current.





TRANSFER-MOLD TYPE INSULATED TYPE

[C] Under-Voltage Protection (Upper-side, UVDB)

- c1. Control supply voltage rising : After the voltage level reaches UVDBr, the circuits start to operate when next input is applied. c2. Normal operation : IGBT ON and carrying current.
- c3. Under voltage trip (UVDBt).
- c4. IGBT OFF in spite of control input signal level, but there is no Fo signal outputs.
- c5. Under voltage reset (UVDBr)
- c6. Normal operation : IGBT ON and carrying current.






Fig. 9 RECOMMENDED MCU I/O INTERFACE CIRCUIT



Note: The setting of RC coupling at each input (parts shown dotted) depends on the PWM control scheme and the wiring impedance of the printed circuit board.

The DIP-IPM input section integrates a $3.3 k\Omega$ (min) pull-down resistor. Therefore, when using an external filtering resistor, pay attention to the turn-on threshold voltage.

Fig. 10 WIRING CONNECTION OF SHUNT RESISTOR





TRANSFER-MOLD TYPE INSULATED TYPE




Fig. 11 SYSTEM CONNECTION EXAMPLE OF DIP-IPM APPLICATION CIRCUIT

- Note 1 : Input drive is High-Active type. There is a 3.3kΩ(min.) pull-down resistor integrated in the IC input circuit. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.
 - : Thanks to HVIC inside the module, direct coupling to MCU without any opto-coupler or transformer isolation is possible. 2
 - 3 :Fo output is open drain type. It should be pulled up to the positive side of a 5V power supply by a resistor of about 10kΩ.
 - : To prevent erroneous protection, the wiring of A, B, C should be as short as possible.
 - 5 : The time constant R1C4 of the protection circuit should be selected in the range of 1.5-2µs. SC interrupting time might vary with the wiring pattern. Tight tolerance, temp-compensated type is recommended for R1, C4.
 - 6 :All capacitors should be mounted as close to the terminals of the DIP-IPM as possible. (C1: good temperature, frequency character-
 - istic electrolytic type, and C2, C3: good temperature, frequency and DC bias characteristic ceramic type are recommended.) : To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. 7 Generally a 0.1-0.22µF snubber between the P-N1 terminals is recommended.
 - : Two VNc terminals (9 & 16 pin) are connected inside DIP-IPM, please connect either one to the 15V power supply GND outside and 8 leave another one open.
 - : It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction. 9
 - 10: If control GND is connected to power GND by broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect control GND and power GND at only a point.

