


< Dual-In-Line Package Intelligent Power Module >

PS22A73

TRANSFER MOLDING TYPE INSULATED TYPE



MAXIMUM RATINGS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-NU,NV,NW	900	V
V _{CC(surge)}	Supply voltage (surge)	Applied between P-NU,NV,NW	1000	V
V _{CES}	Collector-emitter voltage		1200	V
±l _c	Each IGBT collector current	T _c = 25°C	10	Α
±I _{CP}	Each IGBT collector current (peak)	T _c = 25°C, up to 1ms	20	Α
Pc	Collector dissipation	T _c = 25°C, per 1 chip	66.2	W
Tj	Junction temperature		-20~+150	°C

CONTROL (PROTECTION) PART


Symbol	Parameter	Condition	Ratings	Unit
VD	Control supply voltage	Applied between V _{P1} -V _{PC} , V _{N1} -V _{NC}	20	V
V _{DB}	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	20	V
V _{IN}	Input voltage	Applied between U _P , V _P , W _P -V _{PC} , U _N , V _N , W _N -V _{NC}	-0.5~V _D +0.5	V
V _{FO}	Fault output supply voltage	Applied between Fo-VNC	-0.5~V _D +0.5	V
I _{FO}	Fault output current	Sink current at Fo terminal	1	mA
V _{sc}	Current sensing input voltage	Applied between CIN-V _{NC}	-0.5~V _D +0.5	V

TOTAL SYSTEM

Symbol	Parameter	Condition Ratings			
V _{CC(PROT)}	Self protection supply voltage limit (Short circuit protection capability)	V_D = 13.5~16.5V, Inverter Part T_i = 125°C, non-repetitive, up to 2µs 800		V	
Tc	Module case operation temperature	(Note 1)	-20~+100	°C	
T _{stg}	Storage temperature		-40~+125	°C	
V _{iso}	Isolation voltage	60Hz, Sinusoidal, AC 1min, between connected all pins and heat sink plate	2500	V _{rms}	

Note 1: Tc measurement point is described in Fig.1.

Fig. 1: T_c MEASUREMENT POINT



Measurement point for Tc

THERMAL RESISTANCE

Symbol Parameter		Condition		Limits		
Symbol	i arameter	Condition	Min.	Тур.	Max.	Unit
R _{th(j-c)Q}	Junction to case thermal	Inverter IGBT part (per 1/6 module)	-	-	1.51	K/W
R _{th(j-c)F}	resistance (Note 2)	Inverter FWDi part (per 1/6 module)		-	1.78	K/W

Note 2: Grease with good thermal conductivity and long-term endurance should be applied evenly with about +100µm~+200µm on the contacting surface of DIPIPM and heat sink. The contacting thermal resistance between DIPIPM case and heat sink Rth(c-f) is determined by the thickness and the thermal conductivity of the applied grease. For reference, Rth(c-f) is about 0.2K/W (per 1/6 module, grease thickness: 20µm, thermal conductivity: 1.0W/m•k).

ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condi	Condition		Limits			
Symbol	Farameter	Condi	lion	Min.	Тур.	Max.	Unit	
V _{CE(sat)}	Collector-emitter saturation	V _D =V _{DB} = 15V, V _{IN} = 5V, I _C = 10A	T _j = 25°C	-	1.90	2.60	v	
V CE(sat)	voltage	voltage $V_{D}^{-}V_{DB}^{-} = 15V, V_{IN}^{-} = 5V, I_{C}^{-} = 10A$ $T_{j}^{-} = 125^{\circ}C$	-	2.00	2.70	Ň		
V _{EC}	FWDi forward voltage	V _{IN} = 0V, -I _C = 10A	V _{IN} = 0V, -I _C = 10A		2.20	2.80	V	
t _{on}				0.50	1.20	1.90	μs	
t _{C(on)}		V _{cc} = 600V, V _D = V _{DB} = 15V		-	0.60	0.90	μs	
t _{off}	Switching times	I _C = 10A, T _j = 125°C, V _{IN} = 0↔5V		-	2.40	3.50	μs	
t _{C(off)}		Inductive Load (upper-lower arm)		-	0.60	0.90	μs	
trr				-	0.50	-	μs	
1	Collector-emitter cut-off		T _j = 25°C	-	-	1	mA	
ICES	current	V CE-V CES	T _j = 125°C	-	-	10		


CONTROL (PROTECTION) PART

Symbol	Parameter		Condition			Limits		Unit
Symbol	Farameter		Condition	Condition		Тур.	Max.	Onic
		Total of VP1-VPC, VN1-VNC	V _D =15V, V _{IN} =0V		-	-	5.60	
ID	Circuit current	TOTAL OF VP1-VPC, VN1-VNC	V _D =15V, V _{IN} =5V		-	-	5.60	mA
1	Circuit current	Each part of VUFB-VUFS,	$V_D = V_{DB} = 15V, V_{IN} = 0V$		-	-	1.10	IIIA
I _{DB}		$V_{\text{VFB}}\text{-}V_{\text{VFS}}, V_{\text{WFB}}\text{-}V_{\text{WFS}}$	$V_D = V_{DB} = 15V, V_{IN} = 5V$		-	-	1.10	1
I _{sc}	Short circuit trip level		20°C≤Tj≤125°C, Rs= 107Ω (±1%), Not connecting outer shunt resistors to (Note 3) NU.NV.NW terminals		17	-	-	A
UV _{DBt}	P-side Control supply	T <105%0	Trip level		10.0	-	12.0	V
UV_{DBr}	under-voltage protection(UV)	T _j ≤125°C	Reset level		10.5	-	12.5	V
UV _{Dt}	N-side Control supply	T <125°C	Trip level		10.3	-	12.5	V
UV _{Dr}	under-voltage protection(UV)	T _j ≤125°C	Reset level		10.8	-	13.0	V
V_{FOH}	Fault output voltage	V _{sc} = 0V, F _o terminal pulled	d up to 5V by 10kΩ		4.9	-	-	V
V _{FOL}	Fault output voltage	V_{SC} = 1V, I_{FO} = 1mA			-	-	0.95	V
t _{FO}	Fault output pulse width	C _{FO} =22nF		(Note 4)	1.6	2.4	-	ms
I _{IN}	Input current	V _{IN} = 5V			0.70	1.00	1.50	mA
V _{th(on)}	ON threshold voltage	Applied between LL V- W	Applied between U _P , V _P , W _P , U _N , V _N , W _N -V _{NC}		-	-	3.5	v
$V_{th(off)}$	OFF threshold voltage		$P, O_N, V_N, VV V V NC$		0.8	-	-	v
Vot	Temperature output	LVIC temperature = 85°C		(Note 5)	3.57	3.63	3.69	V

Note 3: Short circuit protection detects sense current divided from main current at N-side IGBT and works for N-side IGBT only. In the case that outer shunt resistor is inserted into main current path, protection current level Isc changes. For details, please refer the application note for this DIPIPM.

4: Fault signal is output when short circuit or N-side control supply under-voltage protection works. The fault output pulse-width t_{FO} depends on the capacitance of C_{FO} . (C_{FO} (typ.) = $t_{FO} \times (9.1 \times 10^6)$ [F]) 5: DIPIPM doesn't shut down IGBTs and output fault signal automatically when temperature rises excessively. When temperature exceeds the protective level that user defined, controller (MCU) should stop the DIPIPM immediately. This output might exceed 5V when temperature rises excessively, so it is recommended to insert a clamp Di between controller supply (e.g. 5V) and V_{OT} output for overvoltage protection. Temperature of LVIC vs. V_{OT} output characteristics is described in Fig. 2 Fig.2

Fig. 2 Temperature of LVIC vs. Vot Output Characteristics




Please refer the application note about the usage of $V_{\mbox{\scriptsize OT}}$ too.

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition		Limits			Unit
Falameter		Condition			Max.	Unit
Mounting torque	Mounting screw : M4	Recommended 1.18N·m	0.98	1.18	1.47	N∙m
Terminal pulling strength	Load 19.6N	EIAJ-ED-4701	10	-	-	s
Terminal bending strength	Load 9.8N, 90deg. bend	EIAJ-ED-4701	2	-	-	times
Weight			-	46	-	g
Heat-sink flatness	(Note 6) -50 - 100				μm	

Note 6: Measurement point of heat-sink flatness




RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Condition		Limits			Unit
Symbol	Farameter	Condition		Min.	Тур.	Max.	Onit
Vcc	Supply voltage	Applied between P-NU, NV, NW		350	600	800	V
VD	Control supply voltage	Applied between V _{P1} -V _{PC} , V _{N1} -V _{NC}		13.5	15.0	16.5	V
V _{DB}	Control supply voltage	Applied between V_{UFB} - V_{UFS} , V_{VFB} - V_{VFS} , V_{V}	NFB-VWFS	13.0	15.0	18.5	V
$\Delta V_D, \Delta V_{DB}$	Control supply variation			-1	-	+1	V/µs
t _{dead}	Arm shoot-through blocking time	For each input signal		3.0	-	-	μs
f _{PWM}	PWM input frequency	T _c ≤ 100°C, T _j ≤ 125°C	-	-	20	kHz	
L.	Allowable r.m.s. current	V_{cc} = 600V, V_{D} = 15V, P.F = 0.8, Sinusoidal PWM	f _{PWM} = 5kHz	-	-	5.3	Arms
I _O	Allowable I.III.5. current	$T_{\rm C} \le 100^{\circ} {\rm C}, T_{\rm j} \le 125^{\circ} {\rm C}$ (Note 7) $f_{\rm PWM}^{=} 15 {\rm kHz}$		-	-	3.6	AIIIIS
PWIN(on)			(Note 8)	2.0	-	-	
PWIN(off)	Minimum input pulse width	$350 \le V_{CC} \le 800V$, $13.5 \le V_D \le 16.5V$, $13.0 \le V_{DB} \le 18.5V$, $-20^{\circ}C \le T_C \le 100^{\circ}C$,	I _c ≤10A	2.5	-	-	μs
		N line wiring inductance less than 10nH (Note 9)	10A <i<sub>c≤17A</i<sub>	2.9	-	-	
V _{NC}	V _{NC} variation	Between V_{NC} -NU, NV, NW (including surger	ge)	-5.0	-	+5.0	V
Tj	Junction temperature			-20	-	+125	°C

Note 7: The allowable r.m.s. current value depends on the actual application conditions.
8: DIPIPM might not make response to the input on signal with pulse width less than PWIN (on).
9: IPM might make no response or delayed response (P-side IGBT only) for the input signal with off pulse width less than PWIN(off). Please refer Fig. 3 about delayed response.

Fig. 3 About Delayed Response Against Shorter Input Off Signal Than PWIN(off) (P-side only)




…Off pulse width ≥ PWIN(off); Turn on time t1 (Normal delay) …Off pulse width < PWIN(off);</pre> Solid line Broken line Turn on time t2 (Longer delay in some cases) Fig. 4 Timing Charts of DIPIPM Protective Functions

- [A] Short-Circuit Protection (N-side only with the external sense resistor and RC filter)
- a1. Normal operation: IGBT ON and outputs current.
- a2. Short circuit current detection (SC trigger)


(It is recommended to set RC time constant 1.5~2.0µs so that IGBT shut down within 2.0µs when SC occurs.)

- a3. All N-side IGBT's gates are hard interrupted.
- a4. All N-side IGBTs turn OFF.
- a5. F_{O} outputs with a fixed pulse width determined by the external capacitor C_{FO}
- a6. Input = "L": IGBT OFF
- a7. Fo finishes output, but IGBTs don't turn on until inputting next ON signal (L \rightarrow H).
- (IGBT of each phase can return to normal state by inputting ON signal to each phase.)
- a8. Normal operation: IGBT ON and outputs current.



[B] Under-Voltage Protection (N-side, UV_D)

- b1. Control supply voltage V_D exceeds under voltage reset level (UV_{Dr}), but IGBT turns ON by next ON signal (L \rightarrow H). (IGBT of each phase can return to normal state by inputting ON signal to each phase.)
- b2. Normal operation: IGBT ON and outputs current.
- b3. V_D level drops to under voltage trip level. (UV_{Dt}).
- b4. All N-side IGBTs turn OFF in spite of control input condition.
- b5. Fo outputs for the period determined by the capacitance C_{FO} , but output is extended during V_D keeps below UV_{Dr} .
- b6. V_D level reaches UV_{Dr}.
- b7. Normal operation: IGBT ON and outputs current by next ON signal (L \rightarrow H).



[C] Under-Voltage Protection (P-side, UV_{DB})

- c1. Control supply voltage V_{DB} rises. After the voltage reaches under voltage reset level UV_{DBr}, IGBT turns on by next ON signal (L \rightarrow H).
- c2. Normal operation: IGBT ON and outputs current.
- c3. V_{DB} level drops to under voltage trip level (UV_{DBt}).
- c4. IGBT of corresponding phase only turns OFF in spite of control input signal level, but there is no Fo signal output.
- c5. V_{DB} level reaches UV_{DBr}
- c6. Normal operation: IGBT ON and outputs current by next ON signal (L \rightarrow H).





Fig. 5 MCU I/O Interface Circuit




Note)


Design for input RC filter depends on the PWM control scheme used in the application and the wiring impedance of the printed circuit board.

But because noisier in the application for 1200V, it is strongly recommended to insert RC filter. (Time constant: over 100ns. e.g. 100Ω , 1000pF)

The DIPIPM input signal interface integrates a min. $3.3k\Omega$ pull-down resistor. Therefore, when using RC filter, be careful to satisfy turn-on threshold voltage requirement.


Fo output is open drain type. It should be pulled up to the positive side of 5V or 15V power supply with the resistor that limits Fo sink current I_{Fo} under 1mA. In the case of pulling up to 5V supply, over $5.1k\Omega$ is needed. (10k Ω is recommended.)





Low inductance shunt resistor like surface mounted (SMD) type is recommended. Protection current level $I_{\rm SC}$ changes by inserting shunt resistor.

Fig. 7 Example of Application Circuit




Note

- 1 :If control GND and power GND are patterned by common wiring, it may cause malfunction by fluctuation of power GND level. It is recommended to connect control GND and power GND at only a N1 point at which NU, NV, NW are connected to power GND line.
- 2 :It is recommended to insert a Zener diode D1 (24V/1W) between each pair of control supply terminals to prevent surge destruction.
- 3 :To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally inserting a 0.1µ~0.22µF snubber capacitor C3 between the P-N1 terminals is recommended.
- 4 :R1, C4 of RC filter for preventing protection circuit malfunction is recommended to select tight tolerance, temp-compensated type. The time constant R1C4 should be set so that SC current is shut down within 2µs. (1.5µs~2µs is general value.) SC interrupting time might vary with the wiring pattern, so the enough evaluation on the real system is recommended. If R1 is too small, it may leads to delay of protection. So R1 should be min. 10 times larger resistance than Rs. (100 times is recommended.)
- 5 To prevent erroneous operation, the wiring of A, B, C should be as short as possible.
- 6 :For sense resistor, the variation within 1% (including temperature characteristics), low inductance type is recommended. And the over 1/8W is recommended, but it is necessary to evaluate in your real system finally.
- 7 :To prevent erroneous SC protection, the wiring from V_{SC} terminal to CIN filter should be divided at the point D that is close to the terminal of sense resistor. And the wiring should be patterned as short as possible.
- 8 :All capacitors should be mounted as close to the terminals of the DIPIPM as possible. (C1: good temperature, frequency characteristic electrolytic type, and C2: 0.22µ~2.0µF, good temperature, frequency and DC bias characteristic ceramic type are recommended.)
- 9 :Input drive is High-active type. There is a min. 3.3kΩ pull-down resistor in the input circuit of IC. To prevent malfunction, the wiring of each input should be as short as possible. And it is strongly recommended to insert RC filter (e.g. R3=100Ω and C5=1000pF) and confirm the input signal level to meet the turn-on and turn-off threshold voltage. Thanks to HVIC inside the module, direct coupling to MCU without any opto-coupler or transformer isolation is possible.
- 10 :Fo output is open drain type. It should be pulled up to MCU or control power supply (e.g. 5V,15V) by a resistor that makes IFo up to 1mA. (IFO is estimated roughly by the formula of control power supply voltage divided by pull-up resistance. In the case of pulled up to 5V, 10kΩ (5kΩ or more) is recommended.)
- 11 :Error signal output width (t_{Fo}) can be set by the capacitor connected to C_{FO} terminal. C_{FO} (typ.) = $t_{Fo} \times (9.1 \times 10^{-6})$ (F)
- 12 :High voltage (V_{RRM} =1200V or more) and fast recovery diode (trr=less than 100ns or less) should be used for D2 in the bootstrap circuit.
- 13: If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause erroneous operation. To avoid such problem, voltage ripple of control supply line should meet dV/dt ≤+/-1V/µs, Vripple≤2Vp-p.
- 14 :For DIPIPM, it isn't recommended to drive same load by parallel connection with other phase IGBT or other DIPIPM.

Control GND wiring N1 Power GND wiring

Fig. 8 Package Outlines

Dimensions in mm



Revision Record

Rev.	Date	Page	Revised contents
1	3/15/2011	-	New
2	1/31/2012	-	Change document format
		7	Add Fig.6.
		8	Revise notes.

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.MitsubishiElectric.com/).

- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

•Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 2012 MITSUBISHI ELECTRIC CORPORATION. ALL RIGHTS RESERVED. DIPIPM and CSTBT are registered trademarks of MITSUBISHI ELETRIC CORPORATION.