Standard Products

UT8MR8M8P 64Megabit Non-Volatile MRAM

Advanced Data Sheet May 14, 2012 www.aeroflex.com/memories



FEATURES

- ☐ Single 3.3-V power supply
- ☐ Fast 50ns read/write access time
- ☐ Functionally compatible with traditional asynchronous SRAMs
- ☐ Equal address and chip-enable access times
- ☐ Automatic data protection with low-voltage inhibit circuitry to prevent writes on power loss
- ☐ CMOS and TTL compatible
- \Box Data non-volatile for > 20 years at temperature
- ☐ Read/write endurance: 1E14 cycles
- ☐ 64-pin ceramic flatpack package

INTRODUCTION

The Aeroflex 64Megabit Non-Volatile magnetoresistive random access memory (MRAM) is a high-performance memory multichip module (MCM) compatible with traditional asynchronous SRAM operations, organized as four individual 2,097,152 words by 8 bits.

The MRAM is equipped with; four chip enables (/En), a single write enable (/W), and a single output enable (/G) pins, allowing for significant system design flexibility without bus contention. Data is non-volatile for > 20 year retention at temperature and data is automatically protected against power loss by a low voltage write inhibit.




Figure 1. UT8MR8M8 MRAM Block Diagram

VDD VSS-64 VDD-2 3 4 5 63 **VSS VSS VSS** 62 **VSS** VSS. 61 /E3 /E0 60 59 A20 6 A4 58 57 A15 **A3** A16 **A2** 56 55 54 A17 A₁ A18 A0**VSS** A19 11 53 52 51 50 NUIL 12 13 14 /G VSS **NUO DO3** DQ4 DQ5 15 DQ2 49 VSS VDD. 16 **VDD** 48 VSS 17 18 19 DO6 47 DO1 DÕ0 46 DQ7 /E2 /E1 20 21 22 23 24 25 26 27 28 29 45 VSS **NUIH VDD** 43 NUIL 42 41 **NUIL** /W A10 **A8** 40 39 38 37 36 A11 A12 **A7** A13 **A6** A14 A5 **VSS** VSS-30 35 34 33 **VSS** VSS-31 **VDD** VSS-**VSS** VDD-32

Figure 2. 40ns MRAM Pinout (64)

PIN NAMES

Table 1. 8M x 8 Pin Functions

| Signal Name | Function |
|----------------------|--|
| A[20:0] | Address Input |
| /E[3:0] ¹ | Chip Enable |
| /W | Write Enable |
| /G | Output Enable |
| DQ[7:0] | Data I/O |
| VDD | Power Supply |
| VSS | Ground |
| DC | Do Not Connect |
| NUIL ² | Not Used Input Bias Low |
| NUIH ² | Not Used Input Bias High |
| NUO ² | Not Used Output Do Not Connect Driven internally |

Notes

- 1. Only one /En pin may be active at any time.
- 2. Reference Appendix A for future expansion options for NUIL, NUIH, and NUO pins.

DEVICE OPERATION

The UT8MR8M8 has control inputs called Chip Enable (/En), Write Enable (/W), Output Enable (/G); twenty-one address inputs, A[20:0]; and eight bidirectional data lines, DQ[7:0]. /En controls device selection, active, and standby modes. Asserting /En enables the device, causes $I_{\rm DD}$ to rise to its active value, and decodes the 21 address inputs to select one of 2,097,152 words in the memory. Note: Only one Chip Enable may be active at any time. /W controls read and write operations. During a read cycle, /G must be asserted to enable the outputs.

Table 2. Device Operation Truth Table

| /En* | /G | /W | Mode | VDD Current | DQ[7:0] |
|------|----|----|--------------------|--------------------|------------------|
| Н | X | X | Not Selected | Q_{IDD} | HI-Z |
| L | Н | Н | Output Disabled | I _{DDR} | HI-Z |
| L | L | Н | Byte Read | I _{DDR} | D _{OUT} |
| L | X | L | Byte Write | I_{DDW} | D _{IN} |

^{*}Note: Only one /En pin may be active at any time.

READ CYCLE

A combination of /W greater than V_{IH} (min) and a single /En less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of chip enable, output enable, or valid address to valid data output.

MRAM Read Cycle 1, the Address Access in Figure 4a, is initiated by a change in address inputs after a single /En is asserted, /G asserted and /W deasserted. Valid data appears on data outputs DQ[7:0] after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as a single chip enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}) .

MRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 4b, is initiated by a single /En going active while /G remains asserted, /W remains deasserted, and the addresses remain stable for the entire cycle. After the specified $t_{\rm ETQV}$ is satisfied, the eight-bit word addressed by A[20:0] is accessed and appears at the data outputs DQ[7:0].

WRITE CYCLE

A combination of /W and a single /En less than $V_{IL}(max)$ defines a write cycle. The state of /G is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either /G is greater than $V_{IH}(min)$, or when /W is less than $V_{IL}(max)$.

Write Cycle 1, the Write Enable-controlled Access in Figure 5a, is defined by a write terminated by /W going high, with a single /En still active. The write pulse width is defined by t_{WLWH} when the write is initiated by /W, and by t_{ELWH} when the write is initiated by a single /En. Unless the outputs have

been previously placed in the high-impedance state by /G, the user must wait t_{WLQZ} before applying data to the eight bidirectional pins DQ[7:0] to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access in Figure 5b, is defined by a write terminated by a single /En going inactive. The write pulse width is defined by t_{WLEH} when the write is initiated by /W, and by t_{ELEH} when the write is initiated by a single /En going active. For the /W initiated write, unless the outputs have been previously placed in the high-impedance state by /G, the user must wait t_{WLQZ} before applying data to the eight bidirectional pins DQ[7:0] to avoid bus contention.

POWER UP AND POWER DOWN SEQUENCING

The MRAM is protected from write operations whenever V_{DD} is less than V_{WI} . As soon as V_{DD} exceeds $V_{DD}(\min)$, there is a startup time of 2 ms before read or write operations can be executed. This time allows memory power supplies to stabilize. The /E and /W control signals should track V_{DD} on power up to V_{DD} - 0.2 V or V_{IH} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives /E and /W should hold the signals high with a power-on reset signal for longer than the startup time. During power loss or brownout where V_{DD} goes below V_{WI} , writes are protected and a startup time must be observed when power returns above $V_{DD}(\min)$.

The MRAM supports sleep mode operation using the ZZ control pin. ZZ must be high for 40ns in order to enter sleep mode. /E and /W must be high when ZZ is pulled low. As soon as ZZ is pulled low, there is a wait time of 100ns before the power supplies are within operating conditions.




Figure 3. UT8MR8M8 Power Up and Power Down Sequencing Diagram

ABSOLUTE MAXIMUM RATINGS¹

(Referenced to V_{SS})

The device contains protection against magnetic fields. Precautions should be taken to avoid device exposure of any magnetic field intensity greater than specified.

| SYMBOL | PARAMETER | VALUE | UNIT |
|--------------------|--|------------------------------|------|
| V_{DD} | Supply Voltage | -0.5 to 4.0 | V |
| V_{IN} | Voltage on any pin | -0.5 to V _{DD} +0.5 | V |
| I_{IO} | DC I/O current per pin | ± 20 | mA |
| P_{D} | Package power dissipation ² | 0.600 | W |
| $T_{ m J}$ | Maximum junction temperature | +125 | °C |
| $\theta_{ m JC}$ | Thermal resistance junction to case – Single Die | 5 | °C/W |
| T _{STG} | Storage temperature | -65 to +125 | °C |
| ESD _{HBM} | ESD | >2000 | V |
| H max_write | Maximum magnetic field during write | 5000 | A/m |
| H max_read | Maximum magnetic field during read or standby | 8000 | A/m |

Notes:

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |
|-------------------|----------------------------|-------------------------------|
| $T_{\rm C}$ | Operating case temperature | 25°C |
| V _{DD} | Operating supply voltage | 3.0V to 3.6V |
| $V_{ m WI}$ | Write inhibit voltage | $2.5V \text{ to } 3.0V^1$ |
| V _{IH} | Input high voltage | 2.0V to V _{DD} +0.3V |
| V_{IL} | Input low voltage | -0.3V to 0.8V |

^{1.} Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

^{2.} Power dissipation capability depends on package characteristics and use environment.

^{1.} After power up or if V_{DD} falls below V_{WI} , a waiting period of 2 ms must be observed, and /E and /W must remain high for 2 ms. Memory is designed to prevent writing for all input pin conditions if V_{DD} falls below minimum V_{WI} .

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 3.0V$ to 3.6V; Unless otherwise noted, Tc is per the temperature ordered

| SYMBOL | PARAMETER | CONDITION | | MIN | MAX | UNIT |
|---------------------------------|------------------------------------|--|--------------|----------------------|------|------|
| V _{IH} | High-level input voltage | | | 2.0 | | V |
| V_{IL} | Low-level input voltage | | | | 0.8 | V |
| V_{OL1} | Low-level output voltage | $I_{OL} = 4mA, V_{DD} = V_{DD} (min)$ | | | 0.4 | V |
| V _{OL2} | Low-level output voltage | $I_{OL} = +100\mu A, V_{DD} = V_{DD} \text{ (min)}$ | | | +0.2 | V |
| V_{OH1} | High-level output voltage | $I_{OH} = -4mA, V_{DD} = V_{DD} (min)$ | | 2.4 | | V |
| V _{OH2} | High-level output voltage | $I_{OH} = -100 \mu A, V_{DD} = V_{DD} \text{ (min)}$ | | V _{DD} -0.2 | | V |
| C_{IN}^{-1} | Input capacitance | f = 1MHz @ 0V | | | TBD | pF |
| C _{IO} ¹ | Bidirectional I/O capacitance | f = 1MHz @ 0V | | | TBD | pF |
| I _{IN} | Input leakage current | $V_{IN} = V_{DD}$ and V_{SS} | | -1 | +1 | μΑ |
| I_{OZ} | Three-state output leakage current | $V_{O} = V_{DD}$ and V_{SS} , $V_{DD} = V_{DD}$ (max) $/G = V_{DD}$ (max) | | -1 | +1 | μΑ |
| I _{OS} ^{2, 3} | Short-circuit output current | $\begin{aligned} V_{DD} &= V_{DD} \text{ (max)}, \ V_O &= V_{DD} \\ V_{DD} &= V_{DD} \text{ (max)}, \ V_O &= V_{SS} \end{aligned}$ | | -100 | +100 | mA |
| I _{DDR} | Active read supply current | Read mode (I _{OUT} = 0mA; V _{DD} = max) | | | 100 | mA |
| I_{DDW} | Active write supply current | Write mode (V _{DD} = max) | | | 170 | mA |
| Q _{IDD} | Quiescent supply current | CMOS leakage current (/E = V_{DD} ; all other inputs equal V_{SS} or V_{DD} ; V_{DD} = max) | 25°C Room | | 21 | mA |

^{1.} Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

Supplied as a design limit out not gatalanced of tested.
 Not more than one output may be shorted at a time for maximum duration of one second.
 Allow 100μs to exit sleep mode before performing any other operation and observe start-up time and start-up conditions for /En and /W..


AC CHARACTERISTICS READ CYCLE¹

 $V_{DD} = V_{DD}$ (min); Unless otherwise noted, Tc is per the temperature ordered

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|--------------------------------|------------------------------------|-----|-----|------|
| t _{AVAV} | Read cycle time | 50 | | ns |
| t _{AVQV} | Address access time | | 50 | ns |
| t _{ELQV} ² | Enable access time | | 50 | ns |
| t _{GLQV} | Output enable access time | | 19 | ns |
| t _{AXQX} | Output hold from address change | 3 | | ns |
| t _{ELQX} ³ | Enable low to output active | 3 | | ns |
| t _{GLQX} ³ | Output enable low to output active | 0 | | ns |
| t _{EHQZ} ³ | Enable high to output Hi-Z | 0 | 15 | ns |
| t _{GHQZ} ³ | Output enable high to output Hi-Z | 0 | 10 | ns |

^{1. /}W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or

Address valid before or at the same time /E goes low.
 Transition is measured at +/-200mV from the steady-state voltage.



NOTES:

Device is continuously selected (/En \leq V_{IL}, /G \leq V_{IL}).

Figure 4a. MRAM Read Cycle 1




Figure 4b. MRAM Read Cycle 2

AC CHARACTERISTICS /W CONTROLLED WRITE CYCLE

 $V_{DD} = V_{DD}$ (min); Unless otherwise noted, Tc is per the temperature ordered.

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|--------------------------------|---|-----|-----|------|
| t_{AVAV}^2 | Write cycle time | 50 | | ns |
| t _{AVWL} | Address set-up time | 0 | | ns |
| t _{AVWH} | Address valid to end of write (/G high) | 20 | | ns |
| t _{AVWH} | Address valid to end of write (/G low) | 20 | | |
| t _{WLWH} | Write pulse width (/G high or low) | 15 | | ns |
| t _{DVWH} | Data valid to end of write | 10 | | ns |
| t _{WHDX} | Data hold time | 0 | | ns |
| t _{WLQZ} ³ | Write low to data Hi-Z | 0 | 15 | ns |
| t _{WHQX} ³ | Write high to output active | 3 | | ns |
| t _{WHAX} | Write recovery time | 18 | | ns |

- 1. All write occurs during the overlap of /E low and /W low. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles. If /G goes low at the same time or after /W goes low, the output will remain in a high impedance state.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. Transition is measured $\pm -200 \, \text{mV}$ from the steady-state voltage.




Figure 5a. MRAM Write Cycle 1 (/W Controlled Access)

AC CHARACTERISTICS /E CONTROLLED WRITE CYCLE¹

 $V_{DD} = V_{DD}$ (min); Unless otherwise noted, Tc is per the temperature ordered.

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|--------------------------------|---|-----|-----|------|
| t_{AVAV}^2 | Write cycle time | 50 | | ns |
| t _{AVEL} | Address set-up time | 0 | | ns |
| t _{AVEH} | Address valid to end of write (/G high) | 20 | | ns |
| t _{AVEH} | Address valid to end of write (/G low) | 20 | | |
| t _{ELEH} | Enable to end of write (/G high) | 15 | | ns |
| t_{ELWH} | Endote to end of write (15 mgn) | 13 | | |
| t _{ELEH} ³ | Enable to end of write (/G low) | 15 | | ns |
| t_{ELWH}^3 | Litable to clid of write (10 low) | 13 | | |
| t _{DVEH} | Data valid to end of write | 10 | | ns |
| t _{EHDX} ⁴ | Data hold time | 0 | | ns |
| t _{EHAX} ⁴ | Write recovery time | 18 | | ns |

- 1. All write occurs during the overlap of /E low and /W low. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles. If /G goes low at the same time or after /W goes low, the output will remain in a high impedance state.
- 2. All write cycle timings are referenced from the last valid address to the first transition address.
- 3. If /E goes low at the same time or after /W goes low, the output will remain in a high-impedance state. If /E goes high at the same time or before /W goes high, the output will remain in a high-impedance state.
- 4. Transition is measured +/-200mV from the steady-state voltage.





Figure 5b. MRAM Write Cycle 2 (/E Controlled)



Notes:

1. Measurement of data output occurs at the low to high or high to low transition mid-point, typically, VDD/2.

Figure 6. AC Output Test Load or Equivalent





Figure 7. 64-Pin Dual-Sided, Ceramic, Bottom Brazed, Flatpack

ORDERING INFORMATION

8M x 8 MRAM:



- Notes:
 1. Lead finish is "C" (Gold) only.
- 2. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Radiation neither tested nor guaranteed.

Aeroflex Colorado Springs Application Note

APPENDIX A

Pin Functions for 64Mb Non-Volatile MRAM Multi-Chip Module (MCM)

Table 1: Cross Reference of Applicable Products

| Product Name | Generation | Manufacturer Part # | SMD# | Device Type | Grades Offered |
|----------------------------|------------|------------------------|------|----------------|-----------------------------------|
| 64 Mb Non-Volatile MRAM | 1 | UT8MR8M8P | N/A | N/A | Prototype only |
| 64 Mb Non-Volatile MRAM | 2 | UT8MR8M8 | TBS | TBS | Prototype, HiRel, QML-Q, QML-V |

1.0 Overview

The Aeroflex 64 Megabit Non-Volatile magneto-resistive random access memories (MRAM) Multi-Chip Modules (MCMs) are offered as both a first generation, prototype only device and a second generation QML device qualified for flight applications. The first generation device is identified by the Aeroflex part number UT8MR8M8P, while the second generation device is identified by the Aeroflex part numbers are listed in Table 1 above.

Aside from radiation hardness and timing characteristics, the HiRel / QML flight version also introduces some extended pin functions beyond those available on the UT8MR8M8P. The purpose of this application note is to provide the user with the foresight to accommodate the additional features offered by the HiRel UT8MR8M8, into a circuit design that initially supports the prototype only UT8MR8M8P. The pin assignments for each MCM package type are identified in Figures 1 and

2. The extended features available with the HiRel UT8MR8M8 are defined in Table 1, with the truth table for the associated enable inputs in Table 2.

| VSS——1 | 64VDD |
|--|----------------------|
| \overrightarrow{VDD} $\stackrel{1}{\longrightarrow}$ $\stackrel{1}{2}$ | 63 — VSS |
| VSS——3 | 62 — VSS |
| VSS——4 | 61 — VSS |
| /E05 | 60 ——/E3 |
| A4——6 | 59 ——A20 |
| $A3 \longrightarrow 7$ | 58 ——A15 |
| A2——8 | 57 ——A16 |
| A1——9 | 56 ——A17 55 ——A18 |
| A0——10 | 55 ——A18 |
| A19——11 | 54 ——VSS |
| NUIL—— 12 | 53 ——/G |
| NUO—— 13 | 52 — VSS |
| DQ4——14 | 51 — DQ3 |
| DQ5——15 | 50 ——DQ2 |
| VDD——————————————————————————————————— | 49 — VSS |
| VSS—— 17 | 48 ——VDD |
| DQ6——18 | 47 — DQ1 |
| DQ7——19 | 46 ——DQ0 45 ——/E2 |
| /E1——20 | |
| NUIH—— 21 | |
| NUIL — 22 NUIL — 23 | - 5 |
| A9 24 | 42 ——/W 41 ——A10 |
| A9 24 A8 25 | 41 — A10 40 — A11 |
| A7 25 26 | 39 A12 |
| A6 27 | 38 —A13 |
| A5 27 | 37 ——A14 |
| VSS—— 29 | 36 — VSS |
| $\overrightarrow{\text{VSS}}$ \longrightarrow $\overrightarrow{30}$ | 35 — VSS |
| \overrightarrow{VSS} \longrightarrow $\overrightarrow{31}$ | 34 ——VDD |
| $VDD \longrightarrow 32$ | 33 — |
| | |
| | |

| | | | 1 |
|--------------|--|-----------|---------------|
| VSS | 1 | 64 | VDD |
| VDD— | $\frac{1}{2}$ | 63 | vss |
| VSS— | $\begin{bmatrix} 2 \\ 3 \end{bmatrix}$ | 62 | VSS |
| VSS— | 4 | 61 | vss |
| /E0— | 5 | 60 | |
| A4 | | 59 | —A20 |
| A3— | 67 | 58 | A20 A15 |
| A3—— A2—— | 8 | 50 | —A15 ——A16 |
| A2—— A1—— | | 57 | —A10 —A17 |
| A1—— A0—— | 9 | 56 | A17 A18 |
| | 10 | 55 | VSS |
| A19—— | 11 | 54 | |
| ZZ— | 12 | 53 | —/G |
| NUO | 13 | 52 | VSS |
| DQ4 | 14 | 51 | —DQ3 |
| DQ5 | 15 | 50 | —DQ2 |
| VDD—— | 16 | 49 | VSS |
| VSS | 17 | 48 | VDD |
| DQ6 | 18 | 47 | DQ1 |
| DQ7 | 19 | 46 | —DQ0 |
| /E1—— | 20 | 45 | /E2 |
| /E_all | 21 | 44 | —VSS |
| A21—— | 22 | 43 | MBE |
| A22 | 23 | 42 | /W |
| A9 | 24 | 41 | ——A10 |
| A8 | 25 | 40 | ——A11 |
| A7 | 26 | 39 | ——A12 |
| A6 | $\overline{27}$ | 38 | ——A13 |
| A5 | 28 | 37 | ——A14 |
| VSS- | 29 | 36 | VSS |
| VSS- | 30 | 35 | VSS |
| VSS- | 31 | 34 | —VDD |
| VDD— | 32 | 33 | —VSS |
| , , | 34 | 33 | , , , |
| | | | |

Figure 1: Signal assignments for UT8MR8M8P

Figure 2: Signal assignments for UT8MR8M8

Table 1: Signal definitions for additional I/O available with HiRel UT8MR8M8

| Pin Number | Signal Name | Activation Level | Function |
|---------------|----------------|-------------------------|--|
| 12 | ZZ | High | Places all die into internal low power, sleep mode even while system power is still applied to VDD. |
| 21 | /E_all | Low | Group enable for all 4 die in 64Mb MCM. Allows device to be addressed as a single, 64Mb memory and uses address bits A21 and A22 to decode and select 1 of 4 MRAM die. |
| 22, 23 | A21, A22 | | Extended address lines for linearly addressing the 8M addressable memory locations when /E_all is active. |
| 43 | MBE | Open drain pull-down | Multi-bit error flag. Identifies that ECC logic has detected two or more bit errors during the current read cycle. Allows for wired-or of multiple MBE when using multiple MRAMs. 1K Ohm to VDD. |

Table 2: Signal definitions for Chip Enables on HiRel UT8MR8M8

| Chip Enable Functions* | | | | | | | |
|------------------------|------|------|------|------|-----|-----|--------------------|
| /E_all | /E_0 | /E_1 | /E_2 | /E_3 | A22 | A21 | Comment |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | MRAM die 0 enabled |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | MRAM die 1 enabled |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | MRAM die 3 enabled |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | MRAM die 2 enabled |
| 1 | 0 | 1 | 1 | 1 | X | X | MRAM die 0 enabled |
| 1 | 1 | 0 | 1 | 1 | X | X | MRAM die 1 enabled |
| 1 | 1 | 1 | 0 | 1 | X | X | MRAM die 2 enabled |
| 1 | 1 | 1 | 1 | 0 | X | X | MRAM die 3 enabled |

^{*}Only one enable line should ever be asserted low at any given time.

2.0 Summary

Aeroflex offers both prototype-only and HiRel / QML versions of the 64Mb Non-Volatile MRAM MCMs. The prototype-only device, UT8MR8M8P, was developed as a first generation solution to allow for early system development. The second generation HiRe version, UT8MR8M8, is undergoing full QML-V qualification for flight applications. The HiRel UT8MR8M8 provides several new signal functions that enhance system capability By anticipating the new I/O functions available with the HiRel UT8MR8M8, the designer can accommodate these signals and achieve drop-in functionality of the flight version into designs originally implemented around the UT8MR8M8P.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC

1 dx. 717-374-0400

Tel: 321-951-4164 Fax: 321-951-4254

1 dx. 321-731-4234

www.aeroflex.com

INTERNATIONAL

Tel: 805-778-9229

Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266

A COT COTATE

CENTRAL

NORTHEAST

Tel: 719-594-8017 Fax: 719-594-8468

Tel: 603-888-3975

Fax: 603-888-4585

info-ams@aeroflex.com

Aeroflex Colorado Springs (Aeroflex) reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.





A passion for performance.





Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused