## Standard Products UT7C138/139 4Kx8/9 Radiation-Hardened Dual-Port Static RAM with Busy Flag

Data Sheet



## FEATURES

- □ 45ns and 55ns maximum address access time
- □ Asynchronous operation for compatibility with industrystandard 4K x 8/9 dual-port static RAM
- □ CMOS compatible inputs, TTL/CMOS compatible output levels
- □ Three-state bidirectional data bus
- □ Low operating and standby current
- □ Radiation-hardened process and design; total dose irradiation testing to MIL-STD-883 Method 1019
  - Total-dose: 1.0E6 rads(Si)
  - Memory Cell LET threshold: 85 MeV-cm<sup>2</sup>/mg
  - Latchup immune (LET >100 MeV-cm<sup>2</sup>/mg)
- □ QML Q and QML V compliant part
- □ Packaging options:
  - 68-lead Flatpack
  - 68-pin PGA
- □ 5-volt operation
- □ Standard Microcircuit Drawing 5962-96845

January 2002

## INTRODUCTION

The UT7C138 and UT7C139 are high-speed radiationhardened CMOS 4K x 8 and 4K x 9 dual-port static RAMs. Arbitration schemes are included on the UT7C138/139 to handle situations when multiple processors access the same memory location. Two ports provide independent, asynchronous access for reads and writes to any location in memory. The UT7C138/139 can be utilized as a stand-alone 32/36-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/ slave dual-port static RAM. For applications that require depth expansion, the BUSY pin is open-collector allowing for wired OR circuit configuration. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications, and status buffering.

Each port has independent control pins: chip enable  $(\overline{CE})$ , read or write enable  $(\overline{R/W})$ , and output enable  $(\overline{OE})$ . BUSY signals that the port is trying to access the same location currently being accessed by the other port.






Figure 1. Logic Block Diagram





Notes:

1. I/O8R on the7C139

2. I/O8L on the 7C139

1	A	B	С	D	Ε	$\mathbf{F}$	G	Η	J	K	L
		I/O <sub>3L</sub>	I/O <sub>5L</sub>	I/O <sub>6L</sub>	V <sub>DD</sub>	I/O <sub>0R</sub>	I/O <sub>2R</sub>	I/O <sub>3R</sub>	I/O <sub>5R</sub>	I/O <sub>6R</sub>	
L		B1	C1	D1	E1	F1	G1	H1	J1	K1	
]	I/O <sub>1L</sub>	I/O <sub>2L</sub>	I/O <sub>4L</sub>	GND	I/O <sub>7L</sub>	GND	I/O <sub>1R</sub>	V <sub>DD</sub>	I/O <sub>4R</sub>	I/O <sub>7R</sub>	NC <sup>(1)</sup>
1	A2	B2	C2	D2	E2	F2	G2	H2	J2	K2	L2
]	I/O <sub>0L</sub>	NC <sup>(2)</sup>								<b>OE</b> <sub>R</sub>	R/W
	A3	B3	1							<u>K3</u>	L3
C	OE <sub>L</sub>	$R/\overline{W}_L$								NC	CER
1	A4	B4	1							K4	L4
l	NC	CEL								NC	NC
1	A5	B5	1							K5	L5
I	NC	NC			70	C138/13	89			GND	NC
	A6	B6	1							K6	L6
	V <sub>DD</sub>	NC								A <sub>11R</sub>	A <sub>10R</sub>
	A7	B7	1							5K K7	L7
	A <sub>11L</sub>	A <sub>10L</sub>								A <sub>9R</sub>	A <sub>8R</sub>
	A8	B8	-							K8	L8
	A9L	A <sub>8L</sub>								A <sub>7R</sub>	A <sub>6R</sub>
	A <sub>7L</sub> A9	A <sub>6L</sub> B9	A <sub>3L</sub>	A <sub>1L</sub>	nc	GIND	BUSIR	A <sub>0R</sub>	A <sub>2R</sub>	A <sub>4R</sub> K9	A <sub>5R</sub> L9
	A10	B10	C10	D10	E10 NC	F10 GND	G10 BUSY <sub>R</sub>	H10	J10	K10	L10
Г	A 10	A <sub>5L</sub>	A <sub>4L</sub>	A <sub>2L</sub>	A <sub>0L</sub>	BUSY <sub>L</sub>		NC	A <sub>1R</sub>	A <sub>3R</sub>	T 10
		B11	C11	D11	E11	F11 BUSY	G1 <u>1</u>	H11 NC	J11	K11	

Figure 2b: DPRAM Pinout (68 PGA) (top view)

Notes: 1. I/O8R on the7C139 2. I/O8L on the 7C139

## PIN NAMES

LEFT PORT	RIGHT PORT	DESCRIPTION
I/O <sub>0L-7L(8L)</sub>	I/O <sub>0R-7R(8R)</sub>	Data Bus Input/Output
A <sub>0L-11L</sub>	A <sub>0R-11R</sub>	Address Lines
$\overline{CE}_{L}$	$\overline{CE}_R$	Chip Enable
$\overline{OE}_L$	$\overline{\text{OE}}_{\text{R}}$	Output Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
BUSYL	BUSY <sub>R</sub>	Busy Flag Input/Output
M/S		Master or Slave Select
V <sub>DD</sub>		Power
GND		Ground

The UT7C138/139 consists of an array of 4K words of 8 or 9 bits of dual-port SRAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. With the M/S pin, the UT7C138/139 can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## WRITE CYCLE

A combination of R/W less than  $V_{IL}$  (max), and  $\overline{CE}$  less than  $V_{IL}$  (max), defines a write cycle. The state of  $\overline{OE}$  is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either  $\overline{OE}$  is greater than  $V_{IH}$  (min), or when R/W is less than  $V_{IL}$  (max).

#### WRITE OPERATION

Write Cycle 1, the Write Enable-controlled Access shown in figure 4a, is defined by a write terminated by R/W going high with CE active. The write pulse width is defined by  $t_{PWE}$  when the write is initiated by R/W, and by  $t_{SCE}$  when the write is initiated by CE going active. Unless the outputs have been previously placed in the high-impedance state by OE, the user must wait  $t_{HZOE}$  before applying data to the eight/nine bidirectional pins I/O(0:7/0:8) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access shown in figure 4b, is defined by a write terminated byCE going inactive. The write pulse width is defined by  $t_{PWE}$  when the write is initiated by R/W, and by  $t_{SCE}$  when the write is initiated by CE going active. For the R/W initiated write, unless the outputs have been previously placed in the high-impedance state by OE, the user must wait  $t_{HZWE}$  before applying data to the eight/nine bidirectional pins I/O(0:7/0:8) to avoid bus contention.

If a location is being written by one port and the opposite port attempts to read that location, a port-to-port flow through delay must be met before the data is read on the output. Data will be valid on the port wishing to read the location  $(t_{BZA} + t_{BDD})$  after the data is written on the other port (see figure 5a).

## **READ OPERATION**

<u>When reading the device, the user must assert both the  $\overline{OE}$  and CE pins. Data will be available  $t_{ACE}$  after CE or  $t_{DOE}$  after OE is asserted (see figures 3a and 3b).</u>

## MASTER/SLAVE

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented as a HIGH input, the  $M/\overline{S}$  pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave. When presented as a LOW input, the  $M/\underline{S}$  pin allows the device to be used as a slave, and, therefore, the BUSY pin is an input.

Table 1.	Non-Co	ontending	<b>Read/Writ</b>	te

	INPUT	S	OUTPUTS	
CE	R/W	OE	I/O <sub>0-7</sub>	OPERATION
Н	Х	Х	High Z	Power Down
Х	Х	Н	High Z	I/O Lines Disabled
L	Н	L	Data Out	Read
L	L	Х	Data In	Write
L	Х	Х		Illegal Condition

#### **RADIATION HARDNESS**

The UT7C138/139 incorporates special design and layout features which allow operation in high-level radiation environments. UTMC has developed special low-temperature processing techniques designed to enhance the total-dose radiation hardness of both the gate oxide and the field oxide while maintaining the circuit density and reliability. For transient radiation hardness and latchup immunity, UTMC builds all radiation-hardened products on epitaxial wafers using an advanced twin-tub CMOS process. In addition, UTMC pays special attention to power and ground distribution during the design phase, minimizing dose-rate upset caused by rail collapse.

 Table 2. Radiation Hardness

 Design Specifications<sup>1</sup>

Total Dose	1.0E6	rads(Si)
LET Threshold	85	MeV-cm <sup>2</sup> /mg
Neutron Fluence <sup>2</sup>	3.0E14	n/cm <sup>2</sup>
Memory Device Cross Section @ LET = 120MeV-cm <sup>2</sup> /mg	$\leq 1.376E^{-2} (4Kx8)$ $\leq 1.548E^{-2} (4Kx9)$	cm <sup>2</sup>

Notes:

2. Not tested for CMOS technology.

The DPRAM will not latchup during radiation exposure under recommended operating conditions.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

(Referenced to V<sub>SS</sub>)

SYMBOL	PARAMETER	LIMITS
V <sub>DD</sub>	DC supply voltage	-0.5 to 7.0V
V <sub>I/O</sub>	Voltage on any pin	-0.5 to $(V_{DD} + 0.3)V$
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation	2.0W
T <sub>J</sub>	Maximum junction temperature <sup>2</sup>	+150°C
$\Theta_{\rm JC}$	Thermal resistance, junction-to-case <sup>3</sup>	3.3°C/W
I	DC input current	±10 mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

3. Test per MIL-STD-883, Method 1012, infinite heat sink.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS
V <sub>DD</sub>	Positive supply voltage	4.5 to 5.5V
T <sub>C</sub>	Case temperature range	-55 to +125°C
V <sub>IN</sub>	DC input voltage	0V to V <sub>DD</sub>

## DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)\*

 $(V_{DD} = 5.0V \pm 10\%; -55^{\circ}C < T_C < +125^{\circ}C)$ 

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	(CMOS)	0.7V <sub>DD</sub>		V
$V_{IL}$	Low-level input voltage	(CMOS)		0.3V <sub>DD</sub>	V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 8mA, V_{DD} = 4.5V (TTL)$		0.4	V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 200 \mu A, V_{DD} = 4.5 V (CMOS)$		0.05	V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4mA, V_{DD} = 4.5V (TTL)$	2.4		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -200 \mu A, V_{DD} = 4.5 V (CMOS)$	4.45		V
$C_{IN}^{1}$	Input capacitance	f = 1MHz @ 0V		25	pF
$C_{IO}^{1}$	Bidirectional I/O capacitance	f = 1MHz @ 0V		25	pF
I <sub>IN</sub>	Input leakage current	$V_{IN} = V_{DD}$ and $V_{SS}$	-10	10	μA
I <sub>OZ</sub>	Three-state output leakage current	$V_O = V_{DD}$ and $V_{SS}$ $V_{DD} = 5.5V$ $\overline{G} = 5.5V$	-10	10	μΑ
$I_{OS}^{2,3}$	Short-circuit output current	$V_{DD} = 5.5V, V_O = V_{DD}$ $V_{DD} = 5.5V, V_O = 0V$	-90	90	mA mA
I <sub>DD</sub> (OP) <sup>4,5</sup>	Supply current operating (both ports) @ 22.2MHz	CMOS inputs $(I_{OUT} = 0)$ V <sub>DD</sub> = 5.5V		300	mA
I <sub>DD</sub> (OP) <sup>4,6</sup>	Supply current operating (single port) @ 22.2 MHz	CMOS inputs ( $I_{OUT} = 0$ ) V <sub>DD</sub> = 5.5V		150	mA
I <sub>DD</sub> (OP) <sup>4,5</sup>	Supply current operating (both ports) @ 18.2MHz	CMOS inputs ( $I_{OUT} = 0$ ) V <sub>DD</sub> = 5.5V		275	mA
I <sub>DD</sub> (OP) <sup>4,6</sup>	Supply current operating (single port) @ 18.2 MHz	CMOS inputs ( $I_{OUT} = 0$ ) V <sub>DD</sub> = 5.5V		138	mA
I <sub>DD</sub> (SB) <sup>4</sup>	Supply current standby	$\frac{\text{CMOS inputs } (I_{\text{OUT}} = 0)}{\text{CE}} = V_{\text{DD}} - 0.5, V_{\text{DD}} = 5.5\text{V}$		1	mA

Notes:

\* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

6.  $I_{DD}$  (OP) derates at 3.4mA/MHz.


<sup>2.</sup> Supplied as a design limit but not guaranteed or tested. 3. Not more than one output may be shorted at a time for maximum duration of one second. 4.  $V_{IH} = 5.5V$ ,  $V_{IL} = 0V$ . 5.  $I_{DD}$  (OP) derates at 6.4mA/MHz.

## AC CHARACTERISTICS READ CYCLE<sup>1,2</sup>

 $(V_{DD} = 5.0V \pm 10\%)$ 

SYMBOL	PARAMETER		38 - 45 39 - 45 MAX	7C13	8 - 55 9 - 55 MAX	UNIT
t <sub>RC</sub>	Read cycle time	45		55		ns
t <sub>AA</sub>	Address to data valid <sup>2</sup>		45		55	ns
t <sub>OHA</sub>	Output hold from address change	5		5		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to data valid <sup>2</sup>		45		55	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to data valid <sup>2</sup>		20		20	ns
t <sub>LZOE</sub>	OE LOW to low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to high Z		20		20	ns
t <sub>LZCE</sub>	CE LOW to low Z	0		0		ns
t <sub>HZCE</sub>	CE HIGH to high Z		20		20	ns


Notes:
1. Test conditions assume signal transition time of 5ns or less, timing reference levels of V<sub>DD</sub>/2, input pulse levels of 0.5V to V<sub>DD</sub>-0.5V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 50-pF load capacitance.
2. AC test conditions use V<sub>OH</sub>/V<sub>OL</sub>=V<sub>DD</sub>/2 ± 500mV.



1.R/W is HIGH for read cycle

2.Device is continuously selected CE=LOW and OE=LOW






#### Assumptions:


1. Address valid prior to or coincident with CE transition LOW

2. R/W is HIGH for read cycle

Figure 3b. Read Cycle 2



# 1. $\overline{\underline{BU}SY} = \underline{H}IGH$ for the writing port 2. $CE_L = CE_R = LOW$




## AC CHARACTERISTICS WRITE CYCLE<sup>1</sup>

 $(V_{DD} = 5.0V \pm 10\%)$ 


SYMBOL	PARAMETER		38 - 45 39 - 45 MAX		38 - 55 39 - 55 MAX	UNIT
t <sub>WC</sub>	Write cycle time	45		55		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to write end	40		50		ns
t <sub>AW</sub>	Address set-up to write end	40		50		ns
t <sub>HA</sub>	Address hold from write end	0		0		ns
t <sub>SA</sub>	Address set-up to write start	0		0		ns
t <sub>PWE</sub>	Write pulse width	40		50		ns
t <sub>SD</sub>	Data set-up to write end	40		50		ns
t <sub>HD</sub>	Data hold from write end	0		0		ns
t <sub>HZWE</sub>	R/W LOW to high Z		20		20	ns
t <sub>LZWE</sub>	$R/\overline{W}$ HIGH to low Z	0		0		ns
t <sub>WDD</sub>	Write pulse to data delay	95		105		ns
t <sub>DDD</sub>	Write data valid to read data valid	95		105		ns
t <sub>WHWL</sub>	Write disable time	5		5		ns

Notes: 1. For information on part-to-part delay through DPRAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform (see figure 3c).



- The internal write time of memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 2. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $(t_{HZWE} + t_{SD})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required t  $_{SD}$ . If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified  $t_{PWE}$ .
- 3. R/W must be HIGH during all address transactions.

Figure 4a. Write Cycle 1: OE Three-States Data I/Os (Either Port)



- The internal write time of memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initialize a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 2. R/W must be HIGH during all address transactions.
- 3. Data I/O pins enter high impedance even if OE is held LOW during write.

Figure 4b. Write Cycle 2: R/W Three-States Data I/Os (Either Port)


## AC CHARACTERISTICS BUSY CYCLE<sup>1</sup>

 $(V_{DD} = 5.0V \pm 10\%)$ 

SYMBOL	PARAMETER	_	38 - 45 39 - 45 MAX	7C13	8 - 55 9 - 55 MAX	UNIT
t <sub>BLA</sub>	BUSY LOW from address match		25		30	ns
t <sub>BZA</sub>	BUSY HIGH-Z from address mismatch		25		30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		25		30	ns
t <sub>BZC</sub>	BUSY HIGH from CE HIGH		25		30	ns
t <sub>PS</sub> <sup>2,3</sup>	Port set-up for priority	5		5		ns
t <sub>WB</sub>	$R/\overline{W}$ LOW after $\overline{BUSY}$ LOW	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	40		50		ns
t <sub>BDD</sub>	BUSY HIGH to data valid		45		55	ns

#### Notes:

Test conditions assume signal transition time of 5ns or less, timing reference levels of V<sub>DD</sub>/2, input pulse levels of 0.5V to V<sub>DD</sub>-0.5V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 50-pF load capacitance.
 Violation of t<sub>PS</sub> (with addresses matching) results in at least one of the two busy output signals asserting, only one port remains busy.
 When violating t<sub>PS</sub>, the busy signal asserts on one port or the other; there is no guarantee on which port the busy signal asserts.








Figure 5b. Write Timing with BUSY (M/S=LOW)




1. If  $t_{PS}$  is violated, the BUSY signal will be asserted on one <u>side or</u> the other, but there is no guarantee on which side BUSY will be asserted.

Figure 5c. BUSY Timing Diagram No. 1 (CE Arbitration)


Left Address Valid First:





#### Assumptions:

1. If  $t_{PS}$  is violated, the BUSY signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.





## DATA RETENTION CHARACTERISTICS (Pre-Radiation) $(T_C = 25^\circ C)$


SYMBOL	PARAMETER	MINIMUM	MAXIMUM V <sub>DD</sub> @ 2.5V	UNIT
V <sub>DR</sub>	V <sub>DD</sub> for data retention	2.5		V
I <sub>DDR</sub> <sup>1</sup>	Data retention current		400	μA
t <sub>EFR</sub> <sup>1,2</sup>	Chip deselect to data retention time	0		ns
$t_R^{1,2}$	Operation recovery time	t <sub>WC</sub> or t <sub>RC</sub>		ns


Notes:

CE equals V<sub>DR</sub>, all other inputs equal V<sub>DR</sub> or V<sub>SS</sub>.
 Guaranteed but not tested.











#### Notes:

- 1. 50pF including scope probe and test socket.
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point

(CMOS input =  $V_{DD}/2$ ).






#### Notes:

- 1. All package finishes are per MIL-PRF-38535.
- 2. Letter designations are for cross-reference to MIL-STD-1835.
- 3. All leads increase max limit by 0.003 measured at the center of the
- flat, when lead finish A (solder) is applied.
- 11 ID mark: Configuration is optional.
  - 6. Total weight is approximately 4.5 grams.

Figure 8. 68-lead Flatpack



#### Notes:

1. All packages finishes are per MIL-PRF-38535.

2. True position applies at base plane (Datum C).


3. True position applies at pin tips.

4. Letter designations are for cross-reference to MIL-STD-1835.

5. Total weight is approximately 7.0 grams.

## **ORDERING INFORMATION**


#### UT7C138/UT7C139 Dual-Port SRAM: SMD



Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

#### UT7C138/UT7C139 Dual-Port SRAM



#### Notes:

- Lead finish (A,C, or X) must be specified.
   If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
   Military Temperature Range flow per UTMC Manufacturing Flows Document. Radiation characteristics are neither tested nor guaranteed and may not be specified.
- Prototypes are produced to UTMC's prototype flow and are tested at 25°C only. Radiation characteristics are neither tested nor guaranteed. Lead finish is GOLD only.

UTMC Main Office 4350 Centennial Blvd. Colorado Springs, CO 80907-3486 800-MIL-UTMC 800-645-8862 http://www.utmc.com

Melbourne Sales Office 1901 S. Harbor City Blvd., Suite 802 Melbourne, FL 32901 407-951-4164 European Sales Office 1+719-594-8166 1+719-594-8468 FAX http://www.utmc.com Boston Sales Office 40 Mall Road, Suite 203 Burlington, MA 01830 781-221-4122

South LA Sales Office 101 Columbia Street, Suite 130 Aliso Viejo, CA 92656 714-362-2260

UTMC Microelectronic Systems Inc. (UTMC) reserves the right to make changes to any products and services herein at any time without notice. Consult UTMC or an authorized sales representative to verify that the information in this data sheet is current before using this product. UTMC does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by UTMC; nor does the purchase, lease, or use of a product or service from UTMC convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of UTMC or of third parties.