

256K x 16 HIGH-SPEED CMOS STATIC RAM

JULY 2011

FEATURES

- High-speed access time: 45 ns
- Low Active Power: 50 mW (typical)
- Low Standby Power: 10 μW (typical) CMOS standby
- TTL compatible interface levels
- Single 5V ± 10% power supply
- Fully static operation: no clock or refresh required
- Package: 44-pin TSOP (Type II)
- Commercial, Industrial and Automotive temperature ranges available
- Lead-free available

DESCRIPTION


The *ISSI* IS62C25616BL and IS65C25616BL are highspeed, 4,194,304-bit static RAMs organized as 262,144 words by 16 bits. They are fabricated using *ISSI*'s highperformance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns with low power consumption.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS62C25616BL and IS65C25616BL are packaged in the JEDEC standard 44-pin TSOP (Type II).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;


b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS*

44-Pin TSOP (Type II)



*Please contact ISSI at SRAM@issi.com for availability of 48-pin BGA and 44-pin SOJ packages.

PIN DESCRIPTIONS

A0-A17	Address Inputs	LΒ	Lower-byte Control (I/O0-I/O7)
I/O0-I/O15	Data Inputs/Outputs	UB	Upper-byte Control (I/O8-I/O15)
CE	Chip Enable Input	NC	No Connection
ŌĒ	Output Enable Input	VDD	Power
WE	Write Enable Input	GND	Ground



TRUTH TABLE

						I/O	PIN	
Mode	WE	CE	ŌĒ	LB	UB	I/O0-I/O7	I/08-I/015	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	lcc1, lcc2
	Х	L	Х	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	Dout	High-Z	lcc1, lcc2
	Н	L	L	Н	L	High-Z	DOUT	
	Н	L	L	L	L	Dout	Dout	
Write	L	L	Х	L	Н	Din	High-Z	lcc1, lcc2
	L	L	Х	Н	L	High-Z	DIN	
	L	L	Х	L	L	Din	Din	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Ιουτ	DC Output Current (LOW)	20	mA
Madaa			

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0V$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -1.0 mA		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 2.1 mA$			0.4	V
Vih	Input HIGH Voltage ⁽¹⁾			2.2	Vdd + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	-5	5	
LO	Output Leakage	$GND \le VOUT \le VDD$	Com.	-1	1	μA
	. 2	Outputs Disabled	Ind.	-2	2	
			Auto.	-5	5	

Note:

1. VILL (min) = -2.0V AC (pulse width <10 ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width <10 ns). Not 100% tested.

OPERATING RANGE

Range	Ambient Temperature	Vdd	Speed (ns)	
Commercial	0°C to +70°C	5V ± 10%	45	
Industrial	-40°C to +85°C	5V ± 10%	45	
Automotive	-40°C to +125°C	5V ± 10%	45	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-45 Min.	5 ns Max.	Unit
	Average operating	$\overline{CE} = V_{IL},$	Com.		10	mA
100	Current	$V_{DD} = Max.,$	Ind.	_	10	ША
	Ourient	I OUT = 0 mA, f = 0	Auto.	_	10	
lcc1	VDD Dynamic Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.	_	15	mA
	Supply Current	IOUT = 0 mA, $f = fMAX$	Ind.	_	20	
		VIN = VIH or VIL	Auto.	_	25	
			typ. ⁽²⁾	1	0	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	1	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \ge V_{IH},$	Ind.	_	1.5	
		f = 0	Auto.	—	2	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	10	μΑ
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	15	
		$V_{IN} \ge V_{DD} - 0.2V$,	Auto.	_	35	
		or $V \text{in} \leq V \text{ss}$ + 0.2V, f = 0	typ. ⁽²⁾	4	1	

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. 2. Typical values are measured at V_{DD} = 5V, TA = 25°C and not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-4	5		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	45	—	ns	
taa	Address Access Time	—	45	ns	
tона	Output Hold Time	3	_	ns	
t ACE	CE Access Time	—	45	ns	
t DOE	OE Access Time	_	20	ns	
thzoe ⁽²⁾	OE to High-Z Output	0	15	ns	
tlzoe ⁽²⁾	OE to Low-Z Output	5	_	ns	
tHZCE ⁽²⁾	CE to High-Z Output	0	15	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	5	_	ns	
tва	LB, UB Access Time	_	45	ns	
tнzв	LB, UB to High-Z Output	0	15	ns	
tlzв	LB, UB to Low-Z Output	0	_	ns	

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2


AC TEST LOADS






AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. $2^{(1,3)}$ (\overline{CE} , \overline{OE} and $\overline{UB}/\overline{LB}$ Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
- 3. Address is valid prior to or coincident with \overline{CE} LOW transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-4	5		
Symbol	Parameter	Min.	Max.	Unit	
twc	Write Cycle Time	45	_	ns	
tsce	CE to Write End	35	_	ns	
taw	Address Setup Time to Write End	35	_	ns	
tна	Address Hold from Write End	0	_	ns	
t sa	Address Setup Time	0	_	ns	
tрwв	LB, UB Valid to End of Write	35	—	ns	
tPWE1	WE Pulse Width (OE =High)	35	_	ns	
tPWE2	WE Pulse Width (OE=Low)	35	_	ns	
tsp	Data Setup to Write End	25	_	ns	
t HD	Data Hold from Write End	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	20	ns	
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	5	_	ns	

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ Controlled)^(1,2)




Notes:

2. WRITE = $(\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}).$


^{1.} WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least one of the LB and UB inputs being in the LOW state.



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)




Notes:

- 1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.



WRITE CYCLE NO. 4 (UB/LB Back to Back Write)






DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	5.5	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	10	μA
		$V\textsc{in} \geq V\textsc{dd} - 0.2V, \textsc{or} V\textsc{in} \leq V\textsc{ss} + 0.2V$	Ind.	—	15	
			Auto.	—	35	
			typ. (1)	2		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc		ns

Note:

1. Typical Values are measured at VDD = 5V, TA = 25° C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)






ORDERING INFORMATION: IS62C25616BL

Industrial Range: –40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62C25616BL-45TI	44-pin TSOP-II
	IS62C25616BL-45TLI	44-pin TSOP-II, Lead-free

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65C25616BL-45TLA3	44-pin TSOP-II, Lead-free



Integrated Silicon Solution, Inc. Rev. A 06/28/2011

— www.issi.com — 1-800-379-4774