

MC-ACT-6809

February 25, 2003

Software Compatible 6809 CPU Datasheet v1.2





MemecCore[™] Product Line 3721 Valley Centre Drive San Diego, CA 92130 USA

+1 800-752-3040 Americas: Europe: **4**1 (0) 32 37432 00 Asia: +(852)2410 2720 E-mail: actel.info@memecdesign.com URL: www.memecdesign.com/actel

Product Summary

Intended Use

- Replacing existing 680@esigns
- Systemintegration of 6809 designs
- Designs with complex 8bit processors

Key Features

- 6809Software Compatible
- IllegalOpcode Recognition
- On-chipBus Concept
- **FullySynchronous**

Targeted Devices

- AxceleratorFamily
- ProASICPLUS Family
- SX-A/SX,RTSX Family

General Description

The MC-ACT-6809 is a software compatible 6809 microprocessor implemented in VHDL using a structure and synchronous designmethodology. This flexible 8-bit microprocessor can be used for low to mid range applications and is easily integrated into recent Actel FPGA technologies. The 6809s designed that application specific performance enhancements(e.g., high-speed multiplier) can be integrated too.

Memec Design built a simulation and ahardware verification environment. The simulation environment is VHDL based and simulates the synthesizable VHDL code of the 6809. This functional VHDL testbench reading instruction code from a file can beused for performance check, software verification orto get used to the functionality. A demonstration board is available which shows the functionality of the 6809 in a hardware testbench.



Core Deliverables

- NetlistVersion
 - o Netlistcompatible with the Actel Designer place and routetool
- RTLVersion
 - VHDLSource Code
 - TestBench
- All
- o UserGuide

Synthesis and Simulation Support

- Synthesis:Synplicity
- Simulation:ModelSim
- Othertools supported upon request

Verification

TestBench




Figure 1: Logic Symbol

Functional Description

Structure of 6809

The block diagram below shows the indexrithmetic unit, the data ALU, command sequencer, memory fetch unit and program counter.




Figure 2: Block Diagram

The memory interface contains registered read and write data and addressegisters, which makes the design of the interface easier for timing verification etc.

Internal Registers

The following part describes the existing registeins the MC-ACT-6809:

Index Registers (X,Y)

The index registers are used in indexed mode of addressing and are used real calculating the effective addresses. During some indexed modes, the contents of the index register a incremented or decremented to point to the next item of tabular type data. All 4 pointer register (U,S, X, Y) can be used a index register.

Stack Pointer Registers (U,S)

The system stack pointer S is automatically used by the processor during subroutinells and interrupts! The user stack pointer is controlled by the programmer. Both stack pointers point to the top of the tack.

Program Counter Register

The program counter (PC) points to the addressof the next instruction to be executed.

Accumulators (A,B,D)

The A and B accumulators are general purposeregisters. Some instructions concatenate the registers A and B to achieve 16 bit values. This register is then referred as the D register with the A register as most significant byte.

Condition Code (CC)Register

Beginning with bit(0) the conditioncode register contains following flags:

C: Carryfrom ALU

V: Overflow(2 complement) from ALU

Z: Zerofrom ALU

N: Negative(2 complement) from ALUI: Interruptmask register for irq_nH: Half Carry(low nibble) from ALU

F: Interruptmask for firq_n

E: Entire Flagor irq_n/firq_n stack operations

Direct Page (DP) Register

These registersenhance the direct addressingmode. During direct addressing instruction execution, the contents of DP appears at the higher address output(A15-A8).

Instructions

The MC-ACT-6809 supports all 6809 instructions like load, store, and, or, add, sub, transfer/exchanigstructions for all registers, 8 by 8 unsignedmultiply, decimal adjust and signed/unsignedconditional branches. A powerful stack command is also available. Software interrupts are supported.

Addressing Modes

Nearly all instructions can be combined with the following addressing modes:

Inherent: Register source and destination, no post bytese.g. INCA

Immediate: Postbytės parameter, e.g. LDA #100 Extended: Postbytes are address, eLDA 1000

Direct: Postbyteis lowaddress, DP is high address, e.g. LDA <50

Indexed: Postbyte(s) define indexedode:

- (Index registersare X,Y,U,S)

- Post incr. by 1 and 2, e.g. LDA ,S++

- Pre decr. by 1and 2, e.gLDA,-X

- Zero offset, e.g. LDA 0,X

- signed offset, e.g.LDA -7,Y

- A/B/D signed offset,e.g. LDB A,U

- 8/16bit signedoffset PC relative, e.g. LDA 665,PCR

Indexed indirect: Thesame types as indexedmay be used. Thendirect mode uses the argument of the index mode as address for an indirect access.

Illegal Instructions

To insure save operation, illegal opcodes are recognized and will lead to an exception, where avector is fetched to enter the exception handler routine. For this purpose, the reserved vector of the 6809s used. The address of the illegal instruction is pushed on the stack.

Interrupts

For interrupting theMC-ACT-6809, there are 3 level-sensitive interrupts:

irq_n: standardinterrupt or interrupt request, low_active, pushes all registers on stack: PC(Low), PC(High), U(Low), U(High), Y(Low), Y(High), X(Low),X(High), DP, B, A, CC

firq_n: fastinterrupt, pushes onlyPC and CC on stack: PC(Low), PC(High), CC

nmi_n: nonmaskable interrupt, pushes all registerson stack:

PC(Low), PC(High), U(Low), U(High), Y(Low), Y(High), X(Low), X(High), DP, B, A, CC

The nmi_n is masked after reset until the system stackpointer is initialized.

The different interrupts will fetch the corresponding vector for the interruptin the memory:

0xfff0 IllegalInstruction

0xfff2 SWI3

0xfff4 SWI2

0xfff6 FIRQ

0xfff8 IRQ

0xfffa SWI

Oxfffc NMI

0xfffe RESET

The interrupt behavior of the MC-ACT-6809 matches exactly the one of the original 6809 terms of results in registers and memory. An exception is the case where an illegal instruction is decoded by the 6809: in this case, the reserved interrupt issued.

Device Requirements

Family	Device	Utilization			Performance
		COMB	SEQ	Total	
SX-A	SX32A-3	1625 (91%)	3432%)	1969(69%)	28MHz
ProASIC PLUS	APA150-STD	n/a	n/a	279(\$6%)	11MHz
Axcelerator	AX500-3	1577 (30%)	33(9)3%)	1916(24%)	31MHz

Table 1: Device Utilization and Performance

Verification and Compliance

Functional and timing simulation has beperformed on the 6809using VHDL and Verilog Test Benches. Simulation vectors used for verificationare provided with the core. This core has also beerused successfully in customer designs.

Signal Descriptions

The following signal descriptions define IO signals.

Signal	Direction	Description	
clk	in	systemclock, rising edge used only	
reset_n	in	asynchronoussystem reset, active low, goes to all flip flops	
nmi_n	in	Nomaskable interrupt, active low	
firq_n	in	Fastnterrupt request, activelow	
irq_n	in	Interrupt request, activ le w	
bus_busy	in	Bus busy, If '1' the uPcan not access the bus andwaits until bus is released.	
wr_trf_ebl	out	Write transfer enable	
bus_want	out	Bus want. The uP requests the bus.	
rd_trf_ebl	out	Read transfer enable	
rw_n	out	Read / write-not. If '1' then readcycle	
bus_addr[15:0]	out	Bus address	
bus_rd_data[7:0]	in	Read data	
bus_wr_data[7:0]	out	Write data	
mem_rdy	out	Memory ready, see 'Internal Bus Interface Timing' for timing diagram	
seq_state[5:0]	out	Commandsequencer stateregister	
cc[7:0]	out	Condition code register	
pc[15:0]	out	Programcounter register	
stack[15:0]	out	Stack pointer	
stack_operation	out	Stack operation, '1' a stack operation cycle is running	
opcode[5:0]	out	Operationcode	

Table 2: Core I/O Signals

Recommended DesignExperience

For the source version, users should be familiar with HDL entry and Actel design flows. Users should be familiar with Actel Libero v2.2 Integrated Design Environment (IDE) and preferably with Synplify and ModelSim.

Ordering Information

Part Number	Description
MC-ACT-6809-NET	CoreNetlist
MC-ACT-6809-VHD	CoreVHDL

Table 3: Core Part Numbers

The CORE is provided underlicense from Memec Design for use in Actel programmable logic devices. Please contact Memec Design for pricing andmore information.

Information furnished by Memec Design is believed to be accurate and reliable. Memec Design reserves the right to change specifications detailed in this data sheet at any time without notice, in order to improve reliability, function or design, and assumes no responsibility for any errors within this document. Memec Design does not make any commitment to update this information.

Memec Design assumes no obligation to correct any errors contained herein oto advise any user ofthis textof any correction, if such be made, nor does the Company assume responsibility for thefunctioning of undescribed features or parameters. Memec Design will not assume anyliability for theaccuracy or correctness of any support or assistance provided a user.

Memec Design does not representhat products described herein are free frompatent infringement or from any other third-party right. No license is granted by implication or otherwise under any patent or patent rights be mec Design.

MemecCore products are not intendedfor use in life support appliances, devices, or systems. Use of aMemecCore product in such application without the written consent of the appropriateMemec Design officer is prohibited.

All trademarks, registeredtrademarks, or service marks are property of their espective owners.

Datasheet Revision History

Version	Date	Description
Datasheet 1.0	December19, 2002	FirsRelease
Datasheet 1.1	January23, 2003	Modification donen section core deliverables, Added logo to footer
Datasheet 1.2	February 25, 2003	Modification doimesection device requirements, new URL and address inserted