IDT7054S/L



Features

- High-speed access
 - Commercial: 20/25/35ns (max.)
 - Industrial: 25ns (max.)
 - Military: 25/35ns (max.)
- Low-power operation
 - IDT7054S
 - Active: 750mW (typ.)
 - Standby: 7.5mW (typ.)
 - IDT7054L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- True FourPort memory cells which allow simultaneous access of the same memory locations
- Fully asynchronous operation from each of the four ports: P1, P2, P3, and P4


- ◆ TTL-compatible; single 5V (±10%) power supply
- Available in 128 pin Thin Quad Flatpack and 108 pin PGA packages
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT7054 is a high-speed 4Kx8 FourPortTM Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7054 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to

Functional Block Diagram



JANUARY 2009

©2009 Integrated Device Technology, Inc.

externally arbitrated or with stand contention when all ports simultaneously access the same Four Port RAM location.

The IDT7054 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\text{CE}},$ permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CMOS high-performance technology, this FourPort SRAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μ W from a 2V battery.

The IDT7054 is packaged in a ceramic 108-pin Pin Grid Array (PGA) and a 128-pin Thin Quad Flatpack (TQFP). The military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Pin Configurations (1,2,3)

11/14/01

81	80	77	74	72	69	68	65	63	60	57	54	
R/W P2	A11 P2	A7 P2	A ₅ P2	Аз Р2	Ao P2	Ao P3	Аз Р3	A5 P3	A7 P3	A11 P3	R/W P3	12
NC	83 OE P2	78 A8 P2	76 A10 P2	73 A4 P2	70 A1 P2	67 A1 P3	64 A4 P3	61 A10 P3	59 A8 P3	56 OE P3	NC	11
87	86	82 CE	79	75	71	66	62	58	55	51	50	40
A ₂ P1	A ₁ P1	P2	A ₉ P2	A ₆ P2	A ₂ P2	A ₂ P3	A ₆ P3	A9 P3	CE P3	A1 P4	A ₂ P4	10
90	88	85			•	•		•	52	49	47	
A5 P1	Аз Р1	A ₀ P1							Ao P4	Аз Р4	A5 P4	09
92	91	89	1						48	46	45	
A ₁₀ P1	A6 P1	A4 P1							A4 P4	A6 P4	A10 P4	08
95	94	93			IDTZ	0540			44	43	42	
A8 P1	A7 P1	Vcc				054G 8-1 ⁽⁴⁾			GND	A7 P4	A8 P4	07
96	97	98	1		108-P	in PGA			39	40	41	
A9 P1	A11 P1	CE P1				/iew ⁽⁵⁾			CE P4	A11 P4	A9 P4	06
99	100	102							35	37	38	
R/W P1	OE P1	I/O ₀ P1							GND	ŌĒ P4	R/W P4	05
101	103	106							31	34	36	
NC	I/O ₁ P1	GND							GND	I/O7 P4	NC	04
104	105	1	4	8	12	17	21	25	28	32	33	
I/O ₂ P1	I/O3 P1	I/O ₆ P1	Vcc	GND	Vcc	Vcc	GND	Vcc	I/O ₂ P4	I/O ₅ P4	I/O ₆ P4	03
107	2	5	7	10	13	16	19	22	24	29	30	
I/O ₄ P1	I/O7 P1	I/O ₀ P2	I/O ₂ P2	I/O4 P2	I/O6 P2	I/O ₁ P3	I/O3 P3	I/O ₅ P3	I/O7 P3	I/O ₃ P4	I/O ₄ P4	02
108	3	6	9	11	14	15	18	20	23	26	27	
I/O ₅ P1	NC	I/O ₁ P2	I/O3 P2	I/O ₅ P2	I/O7 P2	I/O ₀ P3	I/O ₂ P3	I/O ₄ P3	I/O6 P3	I/O ₀ P4	I/O ₁ P4	01
A	В	С	D	Е	F	G	Н	J	K	L	М	
												3241 drw 02

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 1.21 in x 1.21 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3) (con't.)

11/14/01 R/WP2 **INDEX** 07 06 05 04 03 CE_{P3} **CE**P2 102 R/\overline{W} P3 101 OEP2 3 100 N/C N/C 99 N/C N/C 4 98 N/C 5 N/C 97 N/C 6 N/C N/C 96 7 N/C 8 95 A₀P4 A₀P₁ 94 A1P4 9 A₁P₁ 93 A₂P₄ 10 A₂P₁ 92 A₃P₄ A3P1 11 91 A₄P₄ 12 A4P1 90 A₅P₄ A₅P₁ 13 89 14 A6P4 A6P1 88 A10P4 15 A10P1 87 **GND** 16 Vcc 17 86 A₇P₄ A7P1 IDT7054PRF A8P4 85 18 A₈P₁ PK128-1⁽⁴⁾ 84 A₉P₄ 19 A₉P₁ 83 A11P4 20 A11P1 128-Pin TQFP CE_{P4} 82 21 CE_{P1} Top View⁽⁵⁾ R/WP4 81 R/WP1 22 80 OE_{P4} OE_{P1} 23 79 N/C N/C 24 78 N/C N/C 25 N/C 77 26 N/C 76 N/C N/C 27 N/C 75 N/C 28 **GND** 74 29 N/C 73 N/C I/O0P1 30 72 I/O7P4 I/O1P1 31 71 I/O6P4 32 I/O2P1 70 I/O5P4 33 I/O3P1 69 **GND** 34 **GND** I/O4P4 35 68 I/O4P1 I/O3P4 67 I/O5P1 36 I/O2P4 66 I/O6P1 37 38 & 4 4 65 I/O1P4 I/O7P1 VCC | OOP2 | OOP3 | OOP4 | OOP 3241 drw 03

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 14mm x 20mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Configurations(1,2)

Capacitance⁽¹⁾

$(TA = +25 \, \text{C}, f = 1.0 \, \text{MHz}) \, TQFP \, ONLY$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
Соит	Output Capacitance	Vout = 0V	10	pF

NOTES:

3241 IDI U3

- This parameter is determined by device characterization but is not production tested
- 3dV references the interpolated capacitance when the input and the output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Military	-55℃ to +125℃	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40℃ to +85℃	0V	5.0V <u>+</u> 10%

NOTES:

3241 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

NOTES:

- 1. All Vcc pins must be connected to the power supply.
- All GND pins must be connected to the ground supply.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
Vн	Input High Voltage	2.2		6.0(2)	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

3241 tbl 02

NOTES

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-65 to +150	-65 to +150	ç
Іоит	DC Output Current	50	50	mA

3241 tbl 05

R

G

ō

- NOTES:
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,5) ($Vcc = 5.0V \pm 10\%$)

						1X20 I Only	Com'	IX25 I, Ind litary	Con	1X35 n'I & tary	
Symbol	Parameter	Condition	Versio	n	TYP. ⁽²⁾	Max.	TYP. ⁽²⁾	Max.	TYP. ⁽²⁾	Max.	Unit
ICC1	Operating Power Supply Current	CE = VIL Outputs Disabled	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	mA
	(All Ports Active)	$f = 0^{(3)}$	MIL. & IND.	S L			150 150	360 300	150 150	360 300	mA
ICC2	Dynamic Operating Current (All Ports Active)	$\overline{CE} = VIL$ Outputs Disabled $f = f_{MAX}^{(4)}$	COM'L.	S L	240 210	370 325	225 195	350 305	210 180	335 290	mA
	(All Polis Active)		MIL. & IND.	S L			225 195	400 340	210 180	395 330	mA
ISB	Standby Current (All Ports - TTL Level	$\overline{CE} = VIH$ $f = fMAX^{(4)}$	COM'L.	S L	70 60	95 80	60 50	85 70	40 35	75 60	mA
	Inputs)		MIL. & IND.	S L			60 50	115 85	40 35	110 80	mA
ISB1	Full Standby Current (All Ports - All	All Ports CE ≥ Vcc - 0.2V	COM'L.	S L	1.5 0.3	15 1.5	1.5 0.3	15 1.5	1.5 0.3	15 1.5	mA
	CMOS Level Inputs)	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0^{(3)}$	MIL. & IND.	S L			1.5 0.3	30 4.5	1.5 0.3	30 4.5	mA

NOTES:

3241 tbl 06

- 1. 'X' in part number indicates power rating (S or L). 2. Vcc = 5V, $Ta = +25^{\circ}C$ and are not production tested.
- 3. f = 0 means no address or control lines change.
- 4. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. For the case of one port, divide the appropriate current above by four.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

	omportation and capping rollings (rest tier = 10%)							
			7054S		70			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
IIul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $VIN = 0V$ to Vcc		10	_	5	μΑ	
llloi	Output Leakage Current	$\overline{CE} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	ı	10	1	5	μΑ	
Vol	Output Low Voltage	IoL = 4mA	_	0.4	_	0.4	V	
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V	

NOTE:

2674 tbl 07

^{1.} At Vcc ≤ 2.0V input leakages are undefined.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

3241 tbl 08





Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig

Timing Waveform of Read Cycle No. 1, Any Port(1)



NOTE:

1. $R/\overline{W} = V_{IH}$, $\overline{OE} = V_{IL}$, and $\overline{CE} = V_{IL}$.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽³⁾


		7054X20 Com'l Only		7054X25 Com'l, Ind & Military		7054X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	20		25		35	_	ns
taa	Address Access Time		20		25		35	ns
tace	Chip Enable Access Time		20		25		35	ns
taoe	Output Enable Access Time		10		15		25	ns
toн	Output Hold from Address Change	0		0		0		ns
tLz	Output Low-Z Time ^(1,2)	5	_	5		5		ns
tHZ	Output High-Z Time ^(1,2)	1	12		15		15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	20	_	25		35	ns

NOTES:

3241 tbl 09

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization but is not production tested.
- 3. 'X' in part number indicates power rating (S or L).

Timing Waveform of Read Cycle No. 2, Any Port (1, 2)



- 1. $R/\overline{W} = V_{IH}$ for Read Cycles.
- 2. Addresses valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage (5)

		7054X20 Com'l Only		7054X25 Com'l, Ind & Military		7054X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	20	_	25	_	35	_	ns
tew	Chip Enable to End-of-Write	15	_	20	_	30	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width ⁽³⁾	15	_	20	_	30	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	15		20	_	ns
tHZ	Output High-Z Time (1,2)		15		15		15	ns
tDH .	Data Hold Time	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z(1.2)		12	_	15		15	ns
tow	Output Active from End-of-Write ^(1,2)	0			_	0	_	ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	35 45 55				55	ns	
todo	Write Data Valid to Read Data Delay ⁽⁴⁾		30	_	35		45	ns


3241 tbl 10

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization but is not production tested.
- 3. If $\overline{OE} = VIL$ during a \overline{NW} controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If $\overline{OE} = VIH$ during an \overline{NW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. Specified for $\overline{OE} = VIH$ (refer to "Timing Waveform of Write Cycle", Note 8).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- 5. 'X' in part number indicates power rating.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(5,8)




Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,5)



- 1. R/\overline{W} or \overline{CE} = VIH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = V_{IL} and a R/ \overline{W} = V_{IL}.
- 3. twn is measured from the earlier of \overline{CE} or $R/\overline{W} = VIH$ to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after the R/ $\overline{\text{W}}$ = V_{IL} transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
- 8. If $\overline{OE} = VIL$ during a \overline{NW} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{OE} = VIH$ during an \overline{RW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

Timing Waveform of Write with Port-to-Port Read(1, 2)



NOTES:

3241 drw 09

- 1. $\overline{OE} = V_{IL}$ for the reading ports.
- 2. All timing is the same for left and right ports. Port "A" may be either of the four ports and Port "B" is any other port.

Functional Description

The IDT7054 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}} = \text{VIH}$). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table.


Table I - Read/Write Control

	Aı	ny Port ⁽¹)	
R/W	ĊΕ	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Deselected: Power-Down
Х	Н	Х	Z	CEP1=CEP2=CEP3=CEP4=VH Power Down Mode ISB or ISB1
L	L	Х	DATAIN	Data on port written into memory ⁽²⁾
Н	L	L	DATAOUT	Data in memory output on port
Х	Χ	Н	Z	Outputs Disabled

3241 tbl 11

- NOTES:
- 1. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z "= High Impedance
- 2. For valid write operation, no more than one port can write to the same address location at the same time.

Ordering Information



NOTE: 3241 drw 10

1. Industrial temperature range is available.

For other speeds, packages and powers contact your sales office.

Datasheet Document History

1/18/99: Initiated datasheet document history

Converted to new format

Cosmetic typographical corrections Added additional notes to pin configurations

6/4/99: Changed drawing format

Page 1 Corrected DSC number

9/1/99: Removed Preliminary 11/10/99: Replaced IDT logo

5/23/00: Page 4 Increased storage temperature parameter

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes

10/22/01: Page 2 & 3 Added date revision for pin configurations

Page 5, 7 & 8 Added Industrial temp to column heading for 25ns speed to DC & AC Electrical Characteristics

Page 11 Added Industrial temp offering to 25ns ordering information Page 4, 5, 7 & 8 Removed Industrial temp footnote from all tables

Page 6 Changed 5ns to 3ns in AC Test Conditions table

Page 1 & 11 Replace ™ logo with ® logo

01/29/09: Page 11 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.