



**256K X 36, 512K X 18**  
**3.3V Synchronous SRAMs**  
**3.3V I/O, Burst Counter**  
**Flow-Through Outputs, Single Cycle Deselect**

**IDT71V67703**  
**IDT71V67903**

## Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports fast access times:
  - 7.5ns up to 117MHz clock frequency
  - 8.0ns up to 100MHz clock frequency
  - 8.5ns up to 87MHz clock frequency
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (**GW**), byte write enable (**BWE**), and byte writes (**BWx**)
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O supply (**VDDQ**)
- ◆ Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

## Description

The IDT71V67703/7903 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V67703/7903 SRAMs contain write,

data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67703/7903 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (**ADV=LOW**), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71V67703/7903 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

A0-A18	Address Inputs	Input	Synchronous
<b>CE</b>	Chip Enable	Input	Synchronous
<b>CS<sub>0</sub>, CS<sub>1</sub></b>	Chip Selects	Input	Synchronous
<b>OE</b>	Output Enable	Input	Asynchronous
<b>GW</b>	Global Write Enable	Input	Synchronous
<b>BWE</b>	Byte Write Enable	Input	Synchronous
<b>BW<sub>1</sub>, BW<sub>2</sub>, BW<sub>3</sub>, BW<sub>4</sub><sup>(1)</sup></b>	Individual Byte Write Selects	Input	Synchronous
<b>CLK</b>	Clock	Input	N/A
<b>ADV</b>	Burst Address Advance	Input	Synchronous
<b>ADSC</b>	Address Status (Cache Controller)	Input	Synchronous
<b>ADSP</b>	Address Status (Processor)	Input	Synchronous
<b>LBO</b>	Linear / Interleaved Burst Order	Input	DC
<b>ZZ</b>	Sleep Mode	Input	Asynchronous
<b>I/O<sub>0</sub>-I/O<sub>31</sub>, I/O<sub>1</sub>-I/O<sub>4</sub></b>	Data Input / Output	I/O	Synchronous
<b>V<sub>DD</sub>, V<sub>DDQ</sub></b>	Core Power, I/O Power	Supply	N/A
<b>V<sub>SS</sub></b>	Ground	Supply	N/A

NOTE:

1. BW<sub>3</sub> and BW<sub>4</sub> are not applicable for the IDT71V67903.

5309 tbl 01

FEBRUARY 2009

**Pin Definitions<sup>(1)</sup>**


Symbol	Pin Function	I/O	Active	Description
A <sub>0</sub> -A <sub>18</sub>	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW <sub>1</sub> -BW <sub>4</sub> . If BWE is LOW at the rising edge of CLK then BW <sub>x</sub> inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW <sub>1</sub> -BW <sub>4</sub>	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. BW <sub>1</sub> controls I/O <sub>0-7</sub> , I/O <sub>P1</sub> , BW <sub>2</sub> controls I/O <sub>8-15</sub> , I/O <sub>P2</sub> , etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS <sub>0</sub> and CS <sub>1</sub> to enable the IDT71V67703/7903. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS <sub>0</sub>	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS <sub>0</sub> is used with CE and CS <sub>1</sub> to enable the chip.
CS <sub>1</sub>	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS <sub>1</sub> is used with CE and CS <sub>0</sub> to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O <sub>0</sub> -I/O <sub>31</sub> I/O <sub>P1</sub> -I/O <sub>P4</sub>	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When LBO is HIGH, the inter-leaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
VSS	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	1	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67703/7903 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

**NOTE:**

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

5309 tbl 02

## Functional Block Diagram



5309 drw 01

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DDQ</sub> +0.5	V
T <sub>A</sub> <sup>(7)</sup>	Operating Temperature	-0 to +70	°C
T <sub>BIA</sub> S	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

5309 tbl 03

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>DD</sub> terminals only.
- V<sub>DDQ</sub> terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
- T<sub>A</sub> is the "instant on" case temperature.

## Recommended Operating Temperature Supply Voltage

Grade	Temperature <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5309 tbl 04

### NOTE:

- T<sub>A</sub> is the "instant on" case temperature.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.465	V
V <sub>SS</sub>	Supply Voltage	0	0	0	V
V <sub>H</sub>	Input High Voltage - Inputs	2.0	—	V <sub>DD</sub> +0.3	V
V <sub>H</sub>	Input High Voltage - I/O	2.0	—	V <sub>DDQ</sub> +0.3	V
V <sub>L</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5309 tbl 05

- V<sub>L</sub> (min) = -1.0V for pulse width less than t<sub>CYC/2</sub>, once per cycle.

## 100-Pin TQFP Capacitance (T<sub>A</sub> = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5309 tbl 07a

## 119 BGA Capacitance (T<sub>A</sub> = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5309 tbl 07a

### NOTE:


- This parameter is guaranteed by device characterization, but not production tested.

## 165 fBGA Capacitance (T<sub>A</sub> = +25° C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>IO</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5309 tbl 07b

## Pin Configuration – 256K x 36, 100-Pin TQFP




## Top View

### NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration – 512K x 18, 100-Pin TQFP



## Top View

### NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is  $\leq VIL$ .
2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration – 256K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS <sub>0</sub> <sup>(4)</sup>	A3	ADSC	A9	A17	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	LBO	VDD	VSS <sup>(1)</sup>	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ <sup>(2)</sup>
U	VDDQ	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	VDDQ

5309 drw 02c

## Top View

## Pin Configuration – 512K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS <sub>0</sub> <sup>(4)</sup>	A3	ADSC	A9	A18	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O5
H	I/O11	NC	VSS	GW	VSS	I/O4	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW1	I/O2	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VSS <sup>(1)</sup>	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ <sup>(2)</sup>
U	VDDQ	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	DNU <sup>(3)</sup>	VDDQ

5309 drw 02d

## Top View

### NOTES:

1. R5 does not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
2. T7 can be left unconnected and the device will always remain in active mode.
3. DNU= Do not use; these signals can either be left unconnected or tied to Vss.
4. On future 18M devices CS<sub>0</sub> will be removed, B2 will be used for address expansion.

## Pin Configuration – 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(3)</sup>	A7	$\overline{CE}$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CS}_1$	$\overline{BW}\overline{E}$	$\overline{ADSC}$	$\overline{ADV}$	A8	NC
B	NC	A6	CS0	$\overline{BW}_4$	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC <sup>(3)</sup>
C	I/O <sub>3</sub>	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O <sub>2</sub>	
D	I/O <sub>17</sub>	I/O <sub>16</sub>	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O <sub>15</sub>	I/O <sub>14</sub>	
E	I/O <sub>19</sub>	I/O <sub>18</sub>	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O <sub>13</sub>	I/O <sub>12</sub>	
F	I/O <sub>21</sub>	I/O <sub>20</sub>	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O <sub>11</sub>	I/O <sub>10</sub>	
G	I/O <sub>23</sub>	I/O <sub>22</sub>	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O <sub>9</sub>	I/O <sub>8</sub>	
H	VSS <sup>(1)</sup>	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ <sup>(2)</sup>
J	I/O <sub>25</sub>	I/O <sub>24</sub>	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O <sub>7</sub>	I/O <sub>6</sub>	
K	I/O <sub>27</sub>	I/O <sub>26</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>5</sub>	I/O <sub>4</sub>
L	I/O <sub>29</sub>	I/O <sub>28</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>3</sub>	I/O <sub>2</sub>
M	I/O <sub>31</sub>	I/O <sub>30</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>1</sub>	I/O <sub>0</sub>
N	I/O <sub>P4</sub>	NC	VDDQ	VSS	NC	NC <sup>(3)</sup>	NC	VSS	VDDQ	NC	I/O <sub>P1</sub>
P	NC	NC <sup>(3)</sup>	A5	A2	DNU <sup>(4)</sup>	A1	DNU <sup>(4)</sup>	A10	A13	A14	A17
R	$\overline{LBO}$	NC <sup>(3)</sup>	A4	A3	DNU <sup>(4)</sup>	A0	DNU <sup>(4)</sup>	A11	A12	A15	A16

5309tbl 17a

## Pin Configuration – 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(3)</sup>	A7	$\overline{CE}$	$\overline{BW}_2$	NC	$\overline{CS}_1$	$\overline{BW}\overline{E}$	$\overline{ADSC}$	$\overline{ADV}$	A8	A10
B	NC	A6	CS0	NC	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC <sup>(3)</sup>
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O <sub>P1</sub>	
D	NC	I/O <sub>8</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>7</sub>
E	NC	I/O <sub>9</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>6</sub>
F	NC	I/O <sub>10</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>5</sub>
G	NC	I/O <sub>11</sub>	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O <sub>4</sub>
H	VSS <sup>(1)</sup>	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ <sup>(2)</sup>
J	I/O <sub>12</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>3</sub>	NC
K	I/O <sub>13</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>2</sub>	NC
L	I/O <sub>14</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>1</sub>	NC
M	I/O <sub>15</sub>	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O <sub>0</sub>	NC
N	I/O <sub>P2</sub>	NC	VDDQ	VSS	NC	NC <sup>(3)</sup>	NC	VSS	VDDQ	NC	NC
P	NC	NC <sup>(3)</sup>	A5	A2	DNU <sup>(4)</sup>	A1	DNU <sup>(4)</sup>	A11	A14	A15	A18
R	$\overline{LBO}$	NC <sup>(3)</sup>	A4	A3	DNU <sup>(4)</sup>	A0	DNU <sup>(4)</sup>	A12	A13	A16	A17

5309tbl 17b

### NOTES:

1. H1 does not have to be directly connected to Vss, as long as the input voltage is  $\leq V_{IL}$ .
2. H11 can be left unconnected and the device will always remain in active mode.
3. Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.
4. DNU= Do not use; these signals can either be left unconnected or tied to Vss.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$I_{IL}$	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	$\mu A$
$I_{LBO}$	$\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	$\mu A$
$I_{OL}$	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -8mA, V_{DD} = \text{Min.}$	2.4	—	V

NOTE:

5309 tbl 08

- The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ in will be internally pulled to  $V_{SS}$  if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

Symbol	Parameter	Test Conditions	7.5ns		8ns		8.5ns		Unit
			Com'l	Ind	Com'l	Ind	Com'l	Ind	
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	265	285	210	230	190	210	mA
$I_{SB1}$	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	50	70	50	70	50	70	mA
$I_{SB2}$	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	145	165	140	160	135	155	mA
$I_{ZZ}$	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	50	70	50	70	50	70	mA

5309 tbl 09

NOTES:


- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cyc}$  while  $\overline{ADSC} = \text{LOW}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

## AC Test Conditions ( $V_{DDQ} = 3.3V/2.5V$ )

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1


5309 tbl 10

## AC Test Load



5309 drw 03

Figure 1. AC Test Load



5309 drw 05

Figure 2. Lumped Capacitive Load, Typical Derating

**Synchronous Truth Table<sup>(1,3)</sup>**

Operation	Address Used	$\overline{CE}$	$CS_0$	$CS_1$	ADSP	ADSC	ADV	GW	BWE	BWx	$\overline{OE}^{(2)}$	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	$\uparrow$	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	$\uparrow$	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	$\uparrow$	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	$\uparrow$	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	$\uparrow$	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	$\uparrow$	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	$\uparrow$	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	$\uparrow$	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	$\uparrow$	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	$\uparrow$	Hi-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	$\uparrow$	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	$\uparrow$	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	$\uparrow$	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	$\uparrow$	Hi-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	$\uparrow$	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	$\uparrow$	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	$\uparrow$	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	$\uparrow$	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	$\uparrow$	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	$\uparrow$	Hi-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	$\uparrow$	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	$\uparrow$	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	H	L	L	X	X	$\uparrow$	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	H	L	X	X	X	$\uparrow$	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	$\uparrow$	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	$\uparrow$	Hi-Z	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	$\uparrow$	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	$\uparrow$	Hi-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	$\uparrow$	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	$\uparrow$	Hi-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	$\uparrow$	Hi-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	$\uparrow$	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	$\uparrow$	Hi-Z	
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	$\uparrow$	DIN	
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	$\uparrow$	DIN	
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	$\uparrow$	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	$\uparrow$	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	X	X	$\uparrow$	DIN

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2.  $\overline{OE}$  is an asynchronous input.
3. ZZ - low for the table.

## Synchronous Write Function Truth Table (1, 2)

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(3)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(3)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(3)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(3)</sup>	H	L	H	H	H	L

5309 tbl 12

### NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2.  $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable for the IDT71V67903.
3. Multiple bytes may be selected during the same cycle.

## Asynchronous Truth Table (1)

Operation <sup>(2)</sup>	$\overline{OE}$	$\overline{Z}$	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5309 tbl 13

### NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

## Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5309 tbl 14

### NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

## Linear Burst Sequence Table (LBO=Vss)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5309 tbl 15

### NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.


## AC Electrical Characteristics (V<sub>DD</sub> = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	7.5ns		8ns		8.5ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Clock Parameter</b>								
t <sub>cyc</sub>	Clock Cycle Time	8.5	—	10	—	11.5	—	ns
t <sub>ch</sub> <sup>(1)</sup>	Clock High Pulse Width	3	—	4	—	4.5	—	ns
t <sub>cl</sub> <sup>(1)</sup>	Clock Low Pulse Width	3	—	4	—	4.5	—	ns
<b>Output Parameters</b>								
t <sub>cd</sub>	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t <sub>ocd</sub>	Clock High to Data Change	2	—	2	—	2	—	ns
t <sub>az</sub> <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	0	—	ns
t <sub>chz</sub> <sup>(2)</sup>	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	ns
t <sub>oe</sub>	Output Enable Access Time	—	3.5	—	3.5	—	3.5	ns
t <sub>olz</sub> <sup>(2)</sup>	Output Enable Low to Output Active	0	—	0	—	0	—	ns
t <sub>ohz</sub> <sup>(2)</sup>	Output Enable High to Output High-Z	—	3.5	—	3.5	—	3.5	ns
<b>Set Up Times</b>								
t <sub>SA</sub>	Address Setup Time	1.5	—	2	—	2	—	ns
t <sub>SS</sub>	Address Status Setup Time	1.5	—	2	—	2	—	ns
t <sub>SD</sub>	Data In Setup Time	1.5	—	2	—	2	—	ns
t <sub>SW</sub>	Write Setup Time	1.5	—	2	—	2	—	ns
t <sub>SAV</sub>	Address Advance Setup Time	1.5	—	2	—	2	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	1.5	—	2	—	2	—	ns
<b>Hold Times</b>								
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HS</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HAV</sub>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
<b>Sleep Mode and Configuration Parameters</b>								
t <sub>zzpw</sub>	ZZ Pulse Width	100	—	100	—	100	—	ns
t <sub>zrz</sub> <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	100	—	ns
t <sub>cfg</sub> <sup>(4)</sup>	Configuration Set-up Time	34	—	40	—	50	—	ns

**NOTES:**

1. Measured as HIGH above V<sub>IH</sub> and LOW below V<sub>IL</sub>.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>cfg</sub> is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

## Timing Waveform of Flow-Through Read Cycle (1,2)




5309 drw 06

### NOTES:

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.
2. ZZ input is LOW and  $\overline{LBO}$  is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

## Timing Waveform of Combined Flow-Through Read and Write Cycles (1,2,3)




5309 drw 07

### NOTES:

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS1}$  are LOW,  $CS0$  is HIGH.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.


## Timing Waveform of Write Cycle No. 1 - $\overline{GW}$ Controlled (1,2,3)



### NOTES:

1. ZZ input is LOW,  $\overline{BWE}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

## Timing Waveform of Write Cycle No. 2 - Byte Controlled (1,2,3)




### NOTES:

- ZZ input is LOW, **GW** is HIGH and **LBO** is Don't Care for this cycle.
- O4 (Aw)** represents the final output data in the burst sequence of the base address **Aw**. **I1 (Ax)** represents the first input from the external address **Ax**. **I1 (Ay)** represents the first input from the external address **Ay**; **I2 (Ay)** represents the next input data in the burst sequence of the base address **Ay**, etc. where **A0** and **A1** are advancing for the four word burst in the sequence defined by the state of the **LBO** input. In the case of input **I2 (Ay)** this data is valid for two cycles because **ADV** is high and has suspended the burst.
- CS0 timing transitions are identical but inverted to the **CE** and **CS1** signals. For example, when **CE** and **CS1** are LOW on this waveform, **CS0** is HIGH.

## Timing Waveform of Sleep (ZZ) and Power-Down Modes (1,2,3)


5309 drw 13



### NOTES:

1. Device must power up in deselected Mode.
2. LBO is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

## Non-Burst Read Cycle Timing Waveform




### NOTES:

1. ZZ input is LOW,  $\overline{ADV}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  function identically and are therefore interchangeable.

5309 drw 10

## Non-Burst Write Cycle Timing Waveform





### NOTES:



1. ZZ input is LOW,  $\overline{ADV}$  and  $\overline{OE}$  are HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only  $\overline{GW}$  writes are shown, the functionality of  $\overline{BWE}$  and  $\overline{BWx}$  together is the same as  $\overline{GW}$ .
4. For write cycles, ADSP and ADSC have different limitations.

5309 drw 11



## 100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline




## 119 Ball Grid Array (BGA) Package Diagram Outline



## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



## Ordering Information



5309 drw 12

## Datasheet Document History

12/31/99		Created Datasheet from 71V677 and 71V679 Datasheets For 2.5V I/O offering, see 71V67702 AND 71V67902 Datasheets.
04/26/00	Pg. 4	Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables.
	Pg. 7	Replace Pin U6 with <u>TRST</u> pin in BGA pin configuration; Add pin description note in pinout
	Pg. 18	Inserted 100 pin TQFP Package Diagram Outline
05/24/00	Pg. 1,4,8,21 22	Add new package offering, 13 x 15 fBGA
	Pg. 5,6,7,8	Correct note 2 on BGA and TQFP pin configuration
	Pg. 20	Correction in the 119 BGA Package Diagram Outline
07/12/00	Pg. 5,6,8	Remove note from TQFP and BQ165 pinouts
	Pg. 7	Add/Remove note from BG119 pinout
	Pg. 20	Update BG 119 pinout
12/18/00	Pg. 9	Updated ISB2 levels for 7.5-8.5ns.
10/29/01	Pg. 1,2	Remove JTAG pins
	Pg. 7	Changed U2-U6 pins to DNU.
	Pg. 8	Changed P5,P7,R5 & R7 to DNU pins.
	Pg. 9	Raised specs by 10mA on 7.5ns, 8ns and 8.5ns.
10/22/02	Pg. 1-23	Changed datasheet from Advanced to Final Release.
	Pg. 4,9,12, 22	Added I temp to datasheet.
04/15/03	Pg. 4	Updated 165 fBGA table from TBD to 7.
12/20/03	Pg. 7	Updated 119BGS pin configurations- reordered I/O signals on P6, P7 (128K x 36) and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).
02/20/09	Pg. 22	Removed "IDT" from orderable part number.



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726

The IDT logo is a registered trademark of Integrated Device Technology, Inc.