Document Number: MC56F8455X

Rev. 2, 06/2012

MC56F8455X

MC56F8455x Advance Information

Supports the 56F84553VLH, 56F84550VLF, 56F84543VLH, 56F84540VLF

Features

- This family of digital signal controllers (DSCs) is based on the 32-bit 56800EX core. Each device combines, on a single chip, the processing power of a DSP and the functionality of an MCU with a flexible set of peripherals to support many target applications:
 - Industrial control
 - Home appliances
 - Smart sensors
 - Fire and security systems
 - Switched-mode power supply and power management
 - Uninterruptible Power Supply (UPS)
 - Solar and wind power generator
 - Power metering
 - Motor control (ACIM, BLDC, PMSM, SR, stepper)
 - Handheld power tools
 - Circuit breaker
 - Medical device/equipment
 - Instrumentation
 - Lighting
- DSC based on 32-bit 56800EX core
 - Up to 80 MIPS at 80 MHz core frequency
 - DSP and MCU functionality in a unified, C-efficient architecture
- · On-chip memory
 - Up to 128 KB (96 KB + 32 KB) flash memory, including up to 32 KB FlexNVM
 - Up to 16 KB RAM
 - Up to 2 KB FlexRAM with EEE capability
 - 80 MHz program execution from both internal flash memory and RAM
 - On-chip flash memory and RAM can be mapped into both program and data memory spaces

Analog

- Two high-speed, 8-channel, 12-bit ADCs with dynamic x2, x4 programmable amplifier
- One 20-channel, 16-bit ADC
- Up to four analog comparators with integrated 6-bit DAC references
- One 12-bit DAC
- PWMs and timers
 - One eFlexPWM module with up to 24 PWM outputs, including 8 channels with high resolution NanoEdge placement
 - Two 16-bit quad timer (2 x 4 16-bit timers)
 - Two Periodic Interval Timers (PITs)
 - Two Programmable Delay Blocks (PDBs)
- Communication interfaces
 - Two high-speed queued SCI (QSCI) modules with LIN slave functionality
 - Two queued SPI (QSPI) modules
 - Two SMBus-compatible I2C ports
 - One flexible controller area network (FlexCAN) module
- · Security and integrity
 - Cyclic Redundancy Check (CRC) generator
 - Computer operating properly (COP) watchdog
 - External Watchdog Monitor (EWM)
- Clocks
 - Two on-chip relaxation oscillators: 8 MHz (400 kHz at standby mode) and 32 kHz
 - Crystal / resonator oscillator

This document contains information on a new product. Specifications and information herein are subject to change without notice.



- System
 - DMA controller
 - Integrated power-on reset (POR) and low-voltage interrupt (LVI) and brown-out reset module
 - Inter-module crossbar connection
 - JTAG/enhanced on-chip emulation (EOnCE) for unobtrusive, real-time debugging
- Operating characteristics
 - Single supply: 3.0 V to 3.6 V
 - 5 V-tolerant I/O
- · LQFP packages:
 - 48-pin
 - 64-pin

Table of Contents

1	Over	view4
	1.1	MC56F844x/5x/7x Product Family4
	1.2	56800EX 32-bit Digital Signal Controller Core5
	1.3	Operation Parameters6
	1.4	On-Chip Memory and Memory Protection6
	1.5	Interrupt Controller7
	1.6	Peripheral highlights7
	1.7	Block Diagrams13
2	Signa	ıl groups16
3	Orde	ring parts16
	3.1	Determining valid orderable parts16
4	Part i	dentification16
	4.1	Description17
	4.2	Format
	4.3	Fields
	4.4	Example
5	Term	inology and guidelines18
	5.1	Definition: Operating requirement18
	5.2	Definition: Operating behavior18
	5.3	Definition: Attribute
	5.4	Definition: Rating19
	5.5	Result of exceeding a rating19
	5.6	Relationship between ratings and operating
		requirements20
	5.7	Guidelines for ratings and operating requirements20
	5.8	Definition: Typical value21
	5.9	Typical value conditions22

	6.2	Moisture handling ratings	.22
	6.3	ESD handling ratings	.22
	6.4	Voltage and current operating ratings	.23
7	Gene	ral	.24
	7.1	General Characteristics	.24
	7.2	AC Electrical Characteristics	.25
	7.3	Nonswitching electrical specifications	.26
	7.4	Switching specifications	.31
	7.5	Thermal specifications	.32
8	Perip	heral operating requirements and behaviors	.34
	8.1	Core modules	.34
	8.2	System modules	.35
	8.3	Clock modules	.35
	8.4	Memories and memory interfaces	.38
	8.5	Analog	.41
	8.6	PWMs and timers	.51
	8.7	Communication interfaces	.52
9	Desig	n Considerations	.58
	9.1	Thermal Design Considerations	.58
	9.2	Electrical Design Considerations	.60
10	Obtai	ning package dimensions	.61
11	Pinou	ıt	.61
	11.1	Signal Multiplexing and Pin Assignments	.61
	11.2	Pinout diagrams	.63
12	Produ	uct Documentation	.65
13	Revis	ion History	.66

Thermal handling ratings......22

1 Overview

1.1 MC56F844x/5x/7x Product Family

The following table highlights major features, including features that differ among members of the family. Features not listed are shared by all members of the family.

Table 1. 56F844x/5x/7x Family

Part									MC5	6F84								
Number	789	786	769	766	763	553	550	543	540	587	585	567	565	462	452	451	442	441
Core frequency (MHz)	100	100	100	100	100	80	80	80	80	80	80	80	80	60	60	60	60	60
Flash memory (KB)	256	256	128	128	128	96	96	64	64	256	256	128	128	128	96	96	64	64
FlevNVM/ FlexRAM (KB)	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2	32/2
Total flash memory, including FlexNVM (KB) ¹	288	288	160	160	160	128	128	96	96	288	288	160	160	160	128	128	96	96
RAM (KB)	32	32	24	24	24	16	16	8	8	32	32	24	24	24	16	16	8	8
Memory resource protection	Yes																	
External Watchdog	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12-bit Cyclic ADC channels	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (300 ns)	2x5 (300 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x8 (600 ns)	2x5 (600 ns)	2x8 (600 ns)	2x5 (600 ns)
16-bit SAR ADC (with Temp Sensor) channels	1x 16	1x 10	1x 16	1x 10	1x8	1x8	0	1x8	0	1x 16	1x 10	1x 16	1x 10	0	1x8	0	1x8	0
PWMA with input capture:																		
High- resolution channels	1x8	1x8	1x8	1x8	1x8	1x8	1x6	1x8	1x6	0	0	0	0	0	0	0	0	0

Table continues on the next page...

MC56F84 **Part** Number 2x Standard 2x 1x 1x 1x9 1x9 1x6 1x9 1x6 12, channels 12, 1x9 1x9 **PWMB** 1x 1x7 1x 1x7 with input capture: Standard channels DAC Quad Decoder DMA Yes **CMP QSCI QSPI** I2C/SMBus FlexCAN **LQFP** package pin count

Table 1. 56F844x/5x/7x Family (continued)

1. This total assumes no FlexNVM is used with FlexRAM for EEPROM.

1.2 56800EX 32-bit Digital Signal Controller Core

- Efficient 32-bit 56800EX Digital Signal Processor (DSP) engine with modified dual Harvard architecture
 - Three internal address buses
 - Four internal data buses: two 32-bit primary buses, one 16-bit secondary data bus, and one 16-bit instruction bus
 - 32-bit data accesses
 - Support for concurrent instruction fetches in the same cycle and dual data accesses in the same cycle
 - 20 addressing modes
- As many as 80 million instructions per second (MIPS) at 80 MHz core frequency
- 162 basic instructions
- Instruction set supports both fractional arithmetic and integer arithmetic
- 32-bit internal primary data buses supporting 8-bit, 16-bit, and 32-bit data movement, addition, subtraction, and logical operation
- Single-cycle 16×16 -bit -> 32-bit and 32×32 -bit -> 64-bit multiplier-accumulator (MAC) with dual parallel moves

Overview

- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, effectively supporting DSP and Fast Fourier Transform algorithms
- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers corresponding to the R0, R1, R2, R3, R4, R5, N, N3, and M01 address registers
- Instruction set supporting both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

1.3 Operation Parameters

- Up to 80 MHz operation at -40 °C to 105 °C ambient temperature
- Single 3.3 V power supply
- Supply range: V_{DD} V_{SS} = 2.7 V to 3.6 V, V_{DDA} V_{SSA} = 2.7 V to 3.6 V

1.4 On-Chip Memory and Memory Protection

- Modified dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-ported RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses, by the DSC core.
 - Concurrent accesses provide increased performance.
 - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
 - Up to 128 KW program/data flash memory
 - Up to 16 KW dual port data/program RAM

- Up to 16 KW FlexNVM, which can be used as additional program or data flash memory
- Up to 1 KW FlexRAM, which can be configured as enhanced EEPROM (used in conjunction with FlexNVM) or used as additional RAM

1.5 Interrupt Controller

- Five interrupt priority levels
 - Three user programmable priority levels for each interrupt source: level 0, 1, 2
 - Unmaskable level 3 interrupts include: illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
 - Maskable level 3 interrupts include: EOnCE step counter, EOnCE breakpoint unit, EOnCE trace buffer
 - Lowest-priority software interrupt: level LP
- Support for nested interrupt: higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

1.6 Peripheral highlights

1.6.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- Up to 12 output channels in each module
- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- PWMA with NanoEdge high resolution
 - Fractional delay for enhanced resolution of the PWM period and edge placement
 - Arbitrary PWM edge placement
 - NanoEdge implementation: 312 ps PWM frequency and duty-cycle resolution
- Each complementary pair can operate with its own PWM frequency base and deadtime values
 - 4 time base in each PWM module
 - Independent top and bottom deadtime insertion for each complementary pair
- PWM outputs can operate as complementary pairs or independent channels
- Independent control of both edges of each PWM output
- Enhanced input capture and output compare functionality on each input

Peripheral highlights

- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half-cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Support for double switching PWM outputs
- Up to eight fault inputs can be assigned to control multiple PWM outputs
 - Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Individual software control of each PWM output
- All outputs can be programmed to change simultaneously via a FORCE_OUT event
- PWMX pin can optionally output a third PWM signal from each submodule
- Option to supply the source for each complementary PWM signal pair from any of the following:
 - Crossbar module outputs
 - External ADC input, taking into account values set in ADC high and low limit registers

1.6.2 12-bit Analog-to-Digital Converter (Cyclic type)

- Two independent 12-bit analog-to-digital converters (ADCs)
 - 2 x 8-channel external inputs
 - Built-in x1, x2, x4 programmable gain pre-amplifier
 - Maximum ADC clock frequency is up to 20 MHz with 50 ns period
 - Single conversion time of 8.5 ADC clock cycles
 - Additional conversion time of 6 ADC clock cycles
- Sequential, parallel, and independent scan mode
- First 8 samples have offset, limit and zero-crossing calculation supported
- ADC conversions can be synchronized by any module connected to internal crossbar module, such as PWM and timer modules and GPIO and comparators
- Support for simultaneous and software triggering conversions
- Support for multi-triggering mode with a programmable number of conversions on each trigger
- Each ADC has ability to scan and store up to 8 conversion results

1.6.3 Inter-Module Crossbar and AND-OR-INVERT logic

- Provides generalized connections between and among on-chip peripherals: ADCs, 12-bit DAC, Comparators, Quad Timers, eFlexPWMs, PDBs, EWM, and select I/O pins
- User-defined input/output pins for all modules connected to crossbar
- DMA request and interrupt generation from crossbar
- Write-once protection for all registers
- AND-OR-INVERT function that provides a universal Boolean function generator using a four-term sum-of-products expression, with each product term containing true or complement values of the four selected inputs (A, B, C, D).

1.6.4 Comparator

- Full rail-to-rail comparison range
- Support for high speed mode and low speed mode
- Selectable input source includes external pins and internal DACs
- Programmable output polarity
- 6-bit programmable DAC as voltage reference per comparator
- Three programmable hysteresis levels
- Selectable interrupt on rising edge, falling edge, or toggle of comparator output

1.6.5 12-bit Digital-to-Analog Converter

- 12-bit resolution
- Powerdown mode
- Automatic mode allows the DAC to automatically generate pre-programmed output waveforms including square, triangle, and sawtooth waveforms for applications such as slope compensation
- Programmable period, update rate, and range
- Output can be routed to an internal comparator, ADC, or optionally off chip

1.6.6 Quad Timer

- Four 16-bit up/down counters with programmable prescaler for each counter
- Operation modes: edge count, gated count, signed count, capture, compare, PWM, signal shot, single pulse, pulse string, cascaded, quadrature decode
- Programmable input filter
- Counting start can be synchronized across counters

1.6.7 Queued Serial Communications Interface (QSCI) Modules

- Operating clock up to two times CPU operating frequency
- Four-word-deep FIFOs available on both transmit and receive buffers
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit integer and 3-bit fractional baud rate selection
- Full-duplex or single-wire operation
- Programmable 8-bit or 9-bit data format
- Error detection capability
- Two receiver wakeup methods:
 - Idle line
 - Address mark
- 1/16 bit-time noise detection

1.6.8 Queued Serial Peripheral Interface (QSPI) Modules

- Maximum 25 Mbps baud rate
- Selectable baud rate clock sources for low baud rate communication
- Baud rate as low as Baudrate_Freq_in / 8192
- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Four-word-deep FIFOs available on transmit and receive buffers
- Programmable length transmissions (2 bits to 16 bits)
- Programmable transmit and receive shift order (MSB as first bit transmitted)

1.6.9 Inter-Integrated Circuit (I2C)/System Management Bus (SMBus) Modules

- Compatible with I2C bus standard
- Support for System Management Bus (SMBus) specification, version2
- Multi-master operation
- General call recognition
- 10-bit address extension
- Dual slave addresses
- Programmable glitch input filter

1.6.10 Flex Controller Area Network (FlexCAN) Module

Clock source from PLL or XOSC/CLKIN

- Implementation of the CAN protocol Version 2.0 A/B
- Standard and extended data frames
- 0-to-8 bytes data length
- Programmable bit rate up to 1 Mbps
- Support for remote frames
- Sixteen Message Buffers, each configurable as receive or transmit, all supporting standard and extended messages
- Individual Rx Mask Registers per Message Buffer
- Internal timer for time-stamping of received and transmitted messages
- Listen-only mode capability
- Programmable loopback mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority
- Global network time, synchronized by a specific message
- Low power modes, with programmable wakeup on bus activity

1.6.11 Computer Operating Properly (COP) Watchdog

- Programmable timeout period
- Support for operation in all power modes: run mode, wait mode, stop mode
- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
- Selectable reference clock source in support of EN60730 and IEC61508
- Selectable clock sources:
 - External crystal oscillator/external clock source
 - On-chip low-power 32 kHz oscillator
 - System bus (IPBus up to 80 MHz)
 - 8 MHz / 400 kHz ROSC
- Support for interrupt triggered when the counter reaches the timeout value

1.6.12 Power Supervisor

- Power-on reset (POR) to reset CPU, peripherals, and JTAG/EOnCE controllers (VDD > 2.1 V)
- Brownout reset (VDD < 1.9 V)
- Critical warn low voltage interrupt (LVI2.0)
- Peripheral low voltage interrupt (LVI2.7)

1.6.13 Phase Locked Loop

- Wide programmable output frequency: 240 MHz to 400 MHz
- Input reference clock frequency: 8 MHz to 16 MHz
- Detection of loss of lock and loss of reference clock
- Ability to power down

1.6.14 Clock sources

1.6.14.1 On-Chip Oscillators

- Tunable 8 MHz relaxation oscillator with 400 kHz at standby mode (divide-by-two output)
- 32 kHz low frequency clock as secondary clock source for COP, EWM, PIT

1.6.14.2 Crystal Oscillator

- Support for both high ESR crystal oscillator (greater than 100-ohm ESR) and ceramic resonator
- 4 MHz to 16 MHz operating frequency

1.6.15 Cyclic Redundancy Check (CRC) Generator

- Hardware 16/32-bit CRC generator
- High-speed hardware CRC calculation
- Programmable initial seed value
- Programmable 16/32-bit polynomial
- Error detection for all single, double, odd, and most multi-bit errors
- Option to transpose input data or output data (CRC result) bitwise or bytewise,¹
 which is required for certain CRC standards
- Option for inversion of final CRC result

1.6.16 General Purpose I/O (GPIO)

- 5 V tolerance
- Individual control of peripheral mode or GPIO mode for each pin
- Programmable push-pull or open drain output
- Configurable pullup or pulldown on all input pins

^{1.} A bytewise transposition is not possible when accessing the CRC data register via 8-bit accesses. In this case, user software must perform the bytewise transposition.

- All pins except JTAG and RESETB pins default to be GPIO inputs
- 2 mA / 9 mA source/sink capability
- Controllable output slew rate

1.7 Block Diagrams

The 56800EX core is based on a modified dual Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The device's basic architecture appears in Figure 1 and Figure 2. Figure 1 illustrates how the 56800EX system buses communicate with internal memories and the IPBus interface and the internal connections among each unit of the 56800EX core. Figure 2 shows the peripherals and control blocks connected to the IPBus bridge. See the specific device's Reference Manual for details.




Figure 1. 56800EX Basic Block Diagram




Figure 2. System Diagram

2 Signal groups

The input and output signals of the MC56F84xxx are organized into functional groups, as detailed in Table 2.

Table 2. Functional Group Pin Allocations

Functional Group	Number of Pins in 48LQFP	Number of Pins in 64LQFP	Number of Pins in 80LQFP	Number of Pins in 100LQFP
Power Inputs (V _{DD} , V _{DDA} , V _{CAP})	5	6	6	6
Ground (V _{SS} , V _{SSA})	4	4	4	4
Reset	1	1	1	1
eFlexPWM with NanoEdge ports, not including fault pins	6	8	N/A	N/A
Queued Serial Peripheral Interface (QSPI) ports	5	6	8	15
Queued Serial Communications Interface (QSCI) ports	6	9	13	15
Inter-Integrated Circuit (I ² C) interface ports	4	6	6	6
12-bit Analog-to-Digital Converter (Cyclic ADC) inputs	10	16	16	16
16-bit Analog-to-Digital Converter (SAR ADC) inputs	2	8	10	16
Analog Comparator inputs/outputs	10/4	13/6	13/6	16/6
12-bit Digital-to-Analog output	1	1	1	1
Quad Timer Module (TMR) ports	6	9	11	13
Controller Area Network (FlexCAN)	2	2	2	2
Inter-Module Crossbar inputs/outputs	12/2	16/6	19/17	25/19
Clock inputs/outputs	2/2	2/2	2/3	2/3
JTAG / Enhanced On-Chip Emulation (EOnCE)	4	4	4	4

3 Ordering parts

3.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: MC56F84

4 Part identification

4.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

4.2 Format

Part numbers for this device have the following format: Q 56F8 4 C F P T PP N

4.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values				
Q	Qualification status	MC = Fully qualified, general market flow PC = Prequalification				
56F8	DSC family with flash memory and DSP56800/ DSP56800E/DSP56800EX core	• 56F8				
4	DSC subfamily	• 4				
С	Maximum CPU frequency (MHz)	 4 = 60 MHz 5 = 80 MHz 7 = 100 MHz 				
F	Primary program flash memory size	 4 = 64 KB 5 = 96 KB 6 = 128 KB 8 = 256 KB 				
P	Pin count	 0 and 1 = 48 2 and 3 = 64 4, 5, and 6 = 80 7, 8, and 9 = 100 				
Т	Temperature range (°C)	• V = -40 to 105				
PP	Package identifier	 LF = 48LQFP LH = 64LQFP LK = 80LQFP LL = 100LQFP 				
N	Packaging type	R = Tape and reel Blank) = Trays				

4.4 Example

This is an example part number: MC56F84789VLL

5 Terminology and guidelines

5.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

5.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

5.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

5.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

5.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

5.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

5.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

5.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V

5.5 Result of exceeding a rating



5.6 Relationship between ratings and operating requirements



5.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

5.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


5.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

5.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



MC56F8455x Advance Information Data Sheet, Rev. 2, 06/2012.

5.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

6 Ratings

6.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	– 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

6.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

General Business Information

6.3 ESD handling ratings

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing is in conformity with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Characteristic¹ Min Max Unit ESD for Human Body Model (HBM) -2000+2000 ٧ ESD for Machine Model (MM) -200+200 +500 ٧ ESD for Charge Device Model (CDM) -500Latch-up current at TA= 85°C (I_{LAT}) -100+100 mΑ

Table 3. ESD/Latch-up Protection

6.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device.

Characteristic **Symbol** Notes¹ Min Max Unit ٧ Supply Voltage Range V_{DD} -0.3 4.0 ٧ Analog Supply Voltage Range V_{DDA} -0.3 4.0 ADC High Voltage Reference -0.3 4.0 ٧ V_{REFHx} Voltage difference V_{DD} to V_{DDA} ΔV_{DD} 0.3 ٧ -0.3 Voltage difference V_{SS} to V_{SSA} -0.3 V ΔV_{SS} 0.3

Table 4. Absolute Maximum Ratings ($V_{SS} = 0 \text{ V}, V_{SSA} = 0 \text{ V}$)

Table continues on the next page...

^{1.} Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

Table 4. Absolute Maximum Ratings ($V_{SS} = 0 \text{ V}, V_{SSA} = 0 \text{ V}$) (continued)

Characteristic	Symbol	Notes ¹	Min	Max	Unit
Digital Input Voltage Range	V _{IN}	Pin Groups 1, 2	-0.3	5.5	V
Oscillator Input Voltage Range	Vosc	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	V _{INA}	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin $(V_{IN} < V_{SS} - 0.3 \text{ V})^{2, 3}$	V _{IC}		_	-5.0	mA
Output clamp current, per pin ⁴	V _{OC}		_	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	I _{ICont}		-25	25	mA
Output Voltage Range (normal push-pull mode)	V _{OUT}	Pin Group 1	-0.3	4.0	V
Output Voltage Range (open drain mode)	V _{OUTOD}	Pin Group 2	-0.3	5.5	V
DAC Output Voltage Range	V _{OUT_DAC}	Pin Group 5	-0.3	4.0	V
Ambient Temperature Industrial	T _A		-40	105	°C
Storage Temperature Range (Extended Industrial)	T _{STG}		-55	150	°C

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET, GPIOA7
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current
- 3. All 5 volt tolerant digital I/O pins are internally clamped to VSS through a ESD protection diode. There is no diode connection to VDD. If VIN greater than VDIO_MIN (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required.
- 4. I/O is configured as push-pull mode.

7 General

7.1 General Characteristics

The device is fabricated in high-density, low-power CMOS with 5 V-tolerant TTL-compatible digital inputs. The term "5 V-tolerant" refers to the capability of an I/O pin, built on a 3.3 V-compatible process technology, to withstand a voltage up to 5.5 V without damaging the device.

5 V-tolerant I/O is desirable because many systems have a mixture of devices designed for 3.3 V and 5 V power supplies. In such systems, a bus may carry both 3.3 V- and 5 V- compatible I/O voltage levels (a standard 3.3 V I/O is designed to receive a maximum voltage of 3.3 V \pm 10% during normal operation without causing damage). This 5 V- tolerant capability therefore offers the power savings of 3.3 V I/O levels combined with the ability to receive 5 V levels without damage.

Absolute maximum ratings in Table 4 are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

Unless otherwise stated, all specifications within this chapter apply over the temperature range of -40°C to 105°C ambient temperature over the following supply ranges: VSS = VSSA = 0 V, VDD = VDDA = 3.0 V to 3.6 V, $CL \le 50 \text{ pF}, f_{OP} = 80 \text{ MHz}.$

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

7.2 AC Electrical Characteristics

Tests are conducted using the input levels specified in Table 7. Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in Figure 3.




Figure 3. Input Signal Measurement References

Figure 4 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- \bullet Data Valid state, when a signal level has reached V_{OL} or V_{OH}
- Data Invalid state, when a signal level is in transition between V_{OL} and V_{OH}




Figure 4. Signal States

7.3 Nonswitching electrical specifications

7.3.1 Voltage and current operating requirements

This section includes information about recommended operating conditions.

NOTE

Recommended V_{DD} ramp rate is between 1 ms and 200 ms.

Table 5. Recommended Operating Conditions ($V_{REFLx} = 0 \text{ V}, V_{SSA} = 0 \text{ V}, V_{SS} = 0 \text{ V}$)

Characteristic	Symbol	Notes ¹	Min	Тур	Max	Unit
Supply voltage ²	V _{DD} , V _{DDA}		2.7	3.3	3.6	V
ADC (Cyclic) Reference Voltage High	V _{REFHA}		3.0		V_{DDA}	V
	V _{REFHB}					
ADC (SAR) Reference Voltage High	V _{REFHC}		2.0		V_{DDA}	V
Voltage difference V _{DD} to V _{DDA}	ΔVDD		-0.1	0	0.1	V
Voltage difference V _{SS} to V _{SSA}	ΔVSS		-0.1	0	0.1	V
Input Voltage High (digital inputs)	V _{IH}	Pin Groups 1, 2	0.7 x V _{DD}		5.5	V
Input Voltage Low (digital inputs)	V _{IL}	Pin Groups 1, 2			0.35 x V _{DD}	V
Oscillator Input Voltage High	V _{IHOSC}	Pin Group 4	2.0		V _{DD} + 0.3	V
XTAL driven by an external clock source						
Oscillator Input Voltage Low	V _{ILOSC}	Pin Group 4	-0.3		0.8	V
Output Source Current High (at V _{OH} min.) ³	I _{OH}					
Programmed for low drive strength		Pin Group 1	_		-2	mA
Programmed for high drive strength		Pin Group 1	_		-9	
Output Source Current Low (at V _{OL} max.) ³	I _{OL}					
Programmed for low drive strength		Pin Groups 1, 2	_		2	mA
Programmed for high drive strength		Pin Groups 1, 2	_		9	

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET, GPIOA7
- Pin Group 3: ADC and Comparator Analog Inputs

- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. ADC (Cyclic) specifications are not guaranteed when V_{DDA} is below 3.0 V.
- 3. Total chip source or sink current cannot exceed 75 mA.

7.3.2 LVD and POR operating requirements

Table 6. PMC Low-Voltage Detection (LVD) and Power-On Reset (POR)
Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
POR Assert Voltage ¹	POR		2.0		V
POR Release Voltage ²	POR		2.7		V
LVI_2p7 Threshold Voltage			2.73		V
LVI_2p2 Threshold Voltage			2.23		V

- 1. During 3.3-volt V_{DD} power supply ramp down
- 2. During 3.3-volt V_{DD} power supply ramp up (gated by LVI_2p7)

7.3.3 Voltage and current operating behaviors

The following table provides information about power supply requirements and I/O pin characteristics.

Table 7. DC Electrical Characteristics at Recommended Operating Conditions

Characteristic	Symbol	Notes ¹	Min	Тур	Max	Unit	Test Conditions
Output Voltage High	V _{OH}	Pin Group 1	V _{DD} - 0.5	_	_	V	$I_{OH} = I_{OHmax}$
Output Voltage Low	V _{OL}	Pin Groups 1, 2	_	_	0.5	V	$I_{OL} = I_{OLmax}$
Digital Input Current High pull-up enabled or disabled	l _{IН}	Pin Groups 1, 2	_	0	+/- 2.5	μА	V _{IN} = 2.4V to 5.5V
Comparator Input Current High	I _{IHC}	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = V_{DDA}$
Oscillator Input Current High	I _{IHOSC}	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = V_{DDA}$
Internal Pull-Up Resistance	R _{Pull-Up}		20	_	50	kΩ	_
Internal Pull-Down Resistance	R _{Pull-Down}		20	_	50	kΩ	_
Comparator Input Current Low	I _{ILC}	Pin Group 3	_	0	+/- 2	μΑ	V _{IN} = 0V

Table continues on the next page...

 Table 7. DC Electrical Characteristics at Recommended Operating Conditions (continued)

Characteristic	Symbol	Notes ¹	Min	Тур	Max	Unit	Test Conditions
Oscillator Input Current Low	I _{ILOSC}	Pin Group 3	_	0	+/- 2	μА	V _{IN} = 0V
DAC Output Voltage Range	V _{DAC}	Pin Group 5	Typically V _{SSA} + 40mV	_	Typically V _{DDA} - 40mV	V	$R_{LD} = 3 \text{ k}\Omega \text{ II}$ $C_{LD} = 400 \text{ pf}$
Output Current ¹ High Impedance State	I _{OZ}	Pin Groups 1, 2	_	0	+/- 1	μΑ	_
Schmitt Trigger Input Hysteresis	V _{HYS}	Pin Groups 1, 2	0.06 x V _{DD}	_	_	V	_

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET, GPIOA7
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC

7.3.4 Power mode transition operating behaviors

Parameters listed are guaranteed by design.

NOTE

All address and data buses described here are internal.

Table 8. Reset, Stop, Wait, and Interrupt Timing

Characteristic	Symbol	Typical Min	Typical Max	Unit	See Figure
Minimum RESET Assertion Duration	t _{RA}	16 ¹	_	ns	_
RESET deassertion to First Address Fetch	t _{RDA}	TBD	16 ²	ns	_
Delay from Interrupt Assertion to Fetch of first instruction (exiting Stop)	t _{IF}	361.3	570.9	ns	_

- 1. If Reset pin filter is enabled, minimum pulse assertion must be greater than 21 ns
- 2. This value is true if the user sets to 1 the RST_FLT bit in the SIM_CTRL register.

NOTE

In the formulae, T = system clock cycle and $T_{\text{osc}} = \text{oscillator clock cycle}$. For an operating frequency of 80 MHz, T = 12.5 ns. At 4 MHz (used coming out of reset and stop modes), T = 250 ns.

7.3.5 Power consumption operating behaviors Table 9. Current Consumption

Mode	Maximum Frequency	Conditions		at 3.3 V, °C	Maximum at 3.6 V, 105°C	
			I _{DD} ¹	I _{DDA}	I _{DD} ¹	I _{DDA}
RUN	80 MHz	 80 MHz Device Clock Regulators are in full regulation Relaxation Oscillator on PLL powered on Continuous MAC instructions with fetches from Program Flash All peripheral modules enabled. TMRs and SCIs using 1X Clock NanoEdge within PWMA using 2X clock ADC/DAC powered on and clocked at 5 MHz² Comparator powered on 	TBD	TBD	TBD	TBD
WAIT	80 MHz	 80 MHz Device Clock Regulators are in full regulation Relaxation Oscillator on PLL powered on Processor Core in WAIT state All Peripheral modules enabled. TMRs and SCIs using 1X Clock NanoEdge within PWMA using 2X clock ADC/DAC/Comparator powered off 	TBD	TBD	TBD	TBD
STOP	4 MHz	 4 MHz Device Clock Regulators are in full regulation Relaxation Oscillator on PLL powered off Processor Core in STOP state All peripheral module and core clocks are off ADC/DAC/Comparator powered off 	TBD	TBD	TBD	TBD
LPRUN (LsRUN)	2 MHz	200 kHz Device Clock from Relaxation Oscillator (ROSC) ROSC in standby mode Regulators are in standby PLL disabled Repeat NOP instructions All peripheral modules enabled, except NanoEdge and cyclic ADCs ³ Simple loop with running from platform instruction buffer	TBD	TBD	TBD	TBD
LPWAIT (LsWAIT)	2 MHz	200 kHz Device Clock from Relaxation Oscillator (ROSC) ROSC in standby mode Regulators are in standby PLL disabled All peripheral modules enabled, except NanoEdge and cyclic ADCs ³ Processor core in wait mode	TBD	TBD	TBD	TBD

Table continues on the next page...

Table 9. Current Consumption (continued)

Mode	Maximum Frequency	Conditions		at 3.3 V, °C		ım at 3.6 05°C
			I _{DD} ¹	I _{DDA}	I _{DD} ¹	I _{DDA}
LPSTOP (LsSTOP)	2 MHz	200 kHz Device Clock from Relaxation Oscillator (ROSC) ROSC in standby mode Regulators are in standby PLL disabled Only PITs and COP enabled; other peripheral modules disabled and clocks gated off ³ Processor core in stop mode	TBD	TBD	TBD	TBD
VLPRUN	200 kHz	 32 kHz Device Clock Clocked by a 32 kHz external clock source Oscillator in power down All ROSCs disabled Large regulator is in standby Small regulator is disabled PLL disabled Repeat NOP instructions All peripheral modules, except COP and EWM, disabled and clocks gated off Simple loop running from platform instruction buffer 	TBD	TBD	TBD	TBD
VLPWAIT	200 kHz	 32 kHz Device Clock Clocked by a 32 kHz external clock source Oscillator in power down All ROSCs disabled Large regulator is in standby Small regulator is disabled PLL disabled All peripheral modules, except COP, disabled and clocks gated off Processor core in wait mode 	TBD	TBD	TBD	TBD
VLPSTOP	200 kHz	 32 kHz Device Clock Clocked by a 32 kHz external clock source Oscillator in power down All ROSCs disabled Large regulator is in standby Small regulator is disabled PLL disabled All peripheral modules, except COP, disabled and clocks gated off Processor core in stop mode 	TBD	TBD	TBD	TBD

- 1. No output switching, all ports configured as inputs, all inputs low, no DC loads
- 2. ADC power consumption at higher frequency can be found in Table 26
- 3. In all chip LP modes and flash memory VLP modes, the maximum frequency for flash memory operation is 500 kHz due to the fixed frequency ratio of 1:4 between the CPU clock and the flash clock.

7.3.6 EMC radiated emissions operating behaviors

Table 10. EMC radiated emissions operating behaviors for

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50		dΒμV	1,2
V _{RE2}	Radiated emissions voltage, band 2	50–150		dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500		dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000		dΒμV	
V _{RE_IEC}	IEC level	0.15-1000		_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
 Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
 TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
 emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
 measured orientations in each frequency range.
- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 12 \text{ MHz}$ (crystal), $f_{SYS} = \text{MHz}$, $f_{BUS} = \text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

7.3.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

7.3.8 Capacitance attributes

Table 11. Capacitance attributes

Description	Symbol	Min.	Тур.	Max.	Unit
Input capacitance	C _{IN}	_	10	_	pF
Output capacitance	C _{OUT}	_	10	_	pF

7.4 Switching specifications

7.4.1 Device clock specifications

Table 12. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode)			
f _{SYSCLK}	Device (system and core) clock frequency using relaxation oscillator using external clock source	0.001	80 80	MHz	
f _{IPBUS}	IP bus clock	_	80	MHz	

7.4.2 General Switching Timing

Table 13. Switching Timing

Symbol	Description	Min	Max	Unit	Notes
	GPIO pin interrupt pulse width ¹ Synchronous path	1.5		IP Bus Clock Cycles	2
	Port rise and fall time (high drive strength), Slew disabled 2.7 \leq V _{DD} \leq 3.6V.	5.5	15.1	ns	3
	Port rise and fall time (high drive strength), Slew enabled 2.7 \leq V _{DD} \leq 3.6V.	1.5	6.8	ns	3
	Port rise and fall time (low drive strength). Slew disabled . 2.7 \leq V _{DD} \leq 3.6V	8.2	17.8	ns	4
	Port rise and fall time (low drive strength). Slew enabled . 2.7 \leq V _{DD} \leq 3.6V	3.2	9.2	ns	4

^{1.} Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn_IPOLR and GPIOn_IENR.

7.5 Thermal specifications

7.5.1 Thermal operating requirements

Table 14. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T_J	Die junction temperature	-40	125	°C
T _A	Ambient temperature (extended industrial)	-40	105	°C

General Business Information

^{2.} The greater synchronous and asynchronous timing must be met.

^{3. 75} pF load

^{4. 15} pF load

7.5.2 Thermal attributes

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To account for $P_{I/O}$ in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is very small.

See Thermal Design Considerations for more detail on thermal design considerations.

Board type	Symbol	Description	48 LQFP	64 LQFP	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	70	64	°C/W	1, 2
Four-layer (2s2p)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	46	46	°C/W	1, 3
Single-layer (1s)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	57	52	°C/W	1,3
Four-layer (2s2p)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	39	°C/W	1,3
_	R _{0JB}	Thermal resistance, junction to board	23	28	°C/W	4
_	R _{eJC}	Thermal resistance, junction to case	17	15	°C/W	5
_	Ψ _{ЈТ}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	3	°C/W	6

Peripheral operating requirements and behaviors

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air) with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification.
- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

8 Peripheral operating requirements and behaviors

8.1 Core modules

8.1.1 JTAG Timing

Table 15. JTAG Timing

Characteristic	Symbol	Min	Max	Unit	See Figure
TCK frequency of operation	f _{OP}	DC	SYS_CLK/8	MHz	Figure 5
TCK clock pulse width	t _{PW}	50	_	ns	Figure 5
TMS, TDI data set-up time	t _{DS}	5	_	ns	Figure 6
TMS, TDI data hold time	t _{DH}	5	_	ns	Figure 6
TCK low to TDO data valid	t _{DV}	_	30	ns	Figure 6
TCK low to TDO tri-state	t _{TS}	_	30	ns	Figure 6




Figure 5. Test Clock Input Timing Diagram




Figure 6. Test Access Port Timing Diagram

8.2 System modules

8.2.1 Voltage Regulator Specifications

The regulator supplies approximately 1.2 V to the MC56F84xxx's core logic. This regulator requires an external 2.2 μ F capacitor on each V_{CAP} pin for proper operation. Ceramic and tantalum capacitors tend to provide better performance tolerances. The output voltage can be measured directly on the V_{CAP} pin. The specifications for this regulator are shown in Table 16.

Table 16. Regulator 1.2 V Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage ¹	V _{CAP}	_	1.22	_	V
Short Circuit Current ²	I _{SS}	_	600	TBD	mA
Short Circuit Tolerance (V _{CAP} shorted to ground)	T _{RSC}	_	_	30	Minutes

- 1. Value is after trim
- 2. Guaranteed by design

Table 17. Bandgap Electrical Specifications

Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (after trim)	V _{REF}	_	1.21	_	V

8.3 Clock modules

8.3.1 External Clock Operation Timing

Parameters listed are guaranteed by design.

Table 18. External Clock Operation Timing Requirements

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) ¹	f _{osc}	_	_	50	MHz
Clock pulse width ²	t _{PW}	8			ns
External clock input rise time ³	t _{rise}	_	_	1	ns
External clock input fall time ⁴	t _{fall}	_	_	1	ns
Input high voltage overdrive by an external clock	V _{ih}	0.85VDD	_	_	V
Input low voltage overdrive by an external clock	V _{il}	_	_	0.3V _{DD}	V

- 1. See Figure 7 for detail on using the recommended connection of an external clock driver.
- 2. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 3. External clock input rise time is measured from 10% to 90%.
- 4. External clock input fall time is measured from 90% to 10%.




Figure 7. External Clock Timing

8.3.2 Phase Locked Loop Timing

Table 19. Phase Locked Loop Timing

Characteristic	Symbol	Min	Тур	Max	Unit
PLL input reference frequency ¹	f _{ref}	8	8	16	MHz
PLL output frequency ²	f _{op}	240	_	400	MHz
PLL lock time ³	t _{plls}	35.5		73.2	μs
Allowed Duty Cycle of input reference	t _{dc}	40	50	60	%

- 1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- 2. The frequency of the core system clock cannot exceed 80 MHz. If the NanoEdge PWM is available, the PLL output must be set to above 320 MHz.
- 3. This is the time required after the PLL is enabled to ensure reliable operation.

8.3.3 External Crystal or Resonator Requirement

Table 20. Crystal or Resonator Requirement

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation	f _{xosc}	4	8	16	MHz

8.3.4 Relaxation Oscillator Timing

Table 21. Relaxation Oscillator Electrical Specifications

Characteristic	Symbol	Min	Тур	Max	Unit
8 MHz Output Frequency ¹					
RUN Mode • 0°C to 105°C • -40°C to 105°C		7.84	8	8.16	MHz
Standby Mode (IRC trimmed @ 8 MHz) • -40°C to 105°C		7.76	8	8.24	
		TBD	TBD	TBD	kHz
8 MHz Frequency Variation					
RUN Mode					
Due to temperature • 0°C to 105°C • -40°C to 105°C			+/-1.5	+/-2 +/-3	%
Standby Mode			+/- 1.5 Unspecified	+/-3	
32 kHz Output Frequency ²					
RUN Mode • -40°C to 105°C					
		TBD	32	TBD	kHz
32 kHz Output Frequency Variation					
RUN Mode					
Due to temperature • -40°C to 105°C			+/-2.5	+/-4	%
Stabilization Time	tstab				
8 MHz output ³ 32 kHz output ⁴			0.12	0.4	μs
<u>-</u>			14.4	16.2	
Output Duty Cycle		48	50	52	%

^{1.} Frequency after application of 8 MHz trim

^{2.} Frequency after application of 32 kHz trim

^{3.} Standby to run mode transition

^{4.} Power down to run mode transition




Figure 8. Relaxation Oscillator Temperature Variation (Typical) After Trim (Preliminary)

8.4 Memories and memory interfaces

8.4.1 Flash Memory Characteristics

Table 22. Flash Timing Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
Longword Program high-voltage time ¹	thvpgm4	_	63	143	μs
Sector Erase high-voltage time ²	thversscr	_	13	113	ms
Erase Block high-voltage time for 256 KB	thversblk256k	_	52	452	ms

- 1. There is additional overhead that is part of the programming sequence. See the device Reference Manual for detail.
- 2. Specifies page erase time.

8.4.1.1 Flash timing specifications — commands Table 23. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk32k}	32 KB data flash	_	_	0.5	ms	
t _{rd1blk256k}	256 KB program flash	_	_	1.7	ms	
t _{rd1sec1k}	Read 1s Section execution time (data flash sector)	_	_	60	μs	1
t _{rd1sec2k}	Read 1s Section execution time (program flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t _{ersblk32k}	32 KB data flash	_	55	465	ms	
t _{ersblk256k}	256 KB program flash	_	122	985	ms	
t _{ersscr}	Erase Flash Sector execution time	_	14	114	ms	2
	Program Section execution time					
t _{pgmsec512p}	512 B program flash	_	2.4	_	ms	
t _{pgmsec512d}	512 B data flash	_	4.7	_	ms	
t _{pgmsec1kp}	1 KB program flash	_	4.7	_	ms	
t _{pgmsec1kd}	1 KB data flash	_	9.3	_	ms	
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time	_	175	1500	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	32 KB FlexNVM	_	70	_	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	50	_	μs	
t _{setram8k}	8 KB EEPROM backup	_	0.3	0.5	ms	
t _{setram32k}	32 KB EEPROM backup	_	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPROM	operation	l		
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3

Table 23. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Byte-write to FlexRAM execution time:					
t _{eewr8b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr8b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr8b32k}	• 32 KB EEPROM backup	_	475	2000	μs	
	Word-write to FlexRAM	for EEPRON	noperation			
t _{eewr16bers}	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t _{eewr16b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr16b16k}	16 KB EEPROM backup	_	385	1800	μs	
t _{eewr16b32k}	• 32 KB EEPROM backup	_	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	1		
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time	_	360	540	μs	
	Longword-write to FlexRAM execution time:					
t _{eewr32b8k}	8 KB EEPROM backup	_	545	1950	μs	
t _{eewr32b16k}	16 KB EEPROM backup	_	630	2050	μs	
t _{eewr32b32k}	32 KB EEPROM backup	_	810	2250	μs	

- 1. Assumes 25MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

8.4.1.2 Reliability specifications

Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes	
Program Flash							
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years		
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years		
n _{nvmcycp}	Cycling endurance		50 K	_	cycles	2	
	Data	Flash			•		
t _{nvmretd10k}	Data retention after up to 10 K cycles	5	50	_	years		
t _{nvmretd1k}	Data retention after up to 1 K cycles	20	100	_	years		
n _{nvmcycd}	Cycling endurance	10 K	50 K	_	cycles	2	
	FlexRAM a	s EEPROM					
t _{nvmretee100}	Data retention up to 100% of write endurance	5	50	_	years		
t _{nvmretee10}	Data retention up to 10% of write endurance	20	100	_	years		

Table 24. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Write endurance					3
n _{nvmwree16}	EEPROM backup to FlexRAM ratio = 16	35 K	175 K	_	writes	
n _{nvmwree128}	EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	_	writes	
n _{nvmwree512}	EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	_	writes	
n _{nvmwree4k}	EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	_	writes	
n _{nvmwree8k}	EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	_	writes	

- 1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 125°C.
- Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.

8.5 Analog

8.5.1 12-bit Cyclic Analog-to-Digital Converter (ADC) Parameters Table 25. 12-bit ADC Electrical Specifications

Characteristic	Symbol	Min	Тур	Max	Unit
Recommended Operating Conditions					
Supply Voltage ¹	V_{DDA}	2.7	3.3	3.6	V
Vrefh Supply Voltage ²	Vrefhx	3.0		V_{DDA}	V
ADC Conversion Clock ³	f _{ADCCLK}	0.6		20	MHz
Conversion Range	R _{AD}	V _{REFL}		V _{REFH}	V
Input Voltage Range ⁴	V _{ADIN}				V
External Reference		V _{REFL}		V _{REFH}	
Internal Reference		V _{SSA}		V_{DDA}	
Timing and Power					
Conversion Time	t _{ADC}		6		ADC Clock Cycles
Sample Time	t _{ADS}	1		5	ADC Clock Cycles
ADC Power-Up Time (from adc_pdn)	t _{ADPU}		13		ADC Clock Cycles

Table 25. 12-bit ADC Electrical Specifications (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
ADC RUN Current (per ADC block)	I _{ADRUN}				mA
at 600 kHz ADC Clock, LP mode			1		
• ≤ 8.33 MHz ADC Clock, 00 mode			5		
• ≤ 12.5 MHz ADC Clock, 01 mode			9		
• ≤ 16.67 MHz ADC Clock, 10 mode			15		
• ≤ 20 MHz ADC Clock, 11 mode			19		
ADC Powerdown Current (adc_pdn enabled)	I _{ADPWRDWN}		0.02		μΑ
V _{REFH} Current	I _{VREFH}		0.001		μA
Accuracy (DC or Absolute)					
Integral non-Linearity ⁵	I _{NL}		+/- 3	+/- 5	LSB ⁶
Differential non-Linearity ⁵	DNL		+/- 0.6	+/- 1	LSB ⁶
Monotonicity					
Offset ⁷ • ≤15 MHz ADC Clock Internal/External Reference • >15 MHz ADC Clock Internal/External Reference	Voffset	+/- 4.03 +/- 7.25	+/- 8.86 +/- 13.70		mV
Gain Error	E _{GAIN}		0.801 to 0.809	0.798 to 0.814	mV
AC Specifications ⁸					
Signal to Noise Ratio	SNR		59		dB
Total Harmonic Distortion	THD		64		dB
Spurious Free Dynamic Range	SFDR		65		dB
Signal to Noise plus Distortion	SINAD		59		dB
Effective Number of Bits	ENOB		9.5		bits
ADC Inputs					
Input Leakage Current	I _{IN}		0	+/-2	μΑ
Input Injection Current ⁹	I _{INJ}			+/-3	mA
Input Capacitance	C _{ADI}				pF
Sampling Capacitor					
• 1x mode			1.4		
• 2x mode			2.8		
• 4x mode			5.6		

^{1.} If the ADC's reference is from V_{DDA} : When V_{DDA} is below 3.0 V, the ADC functions but ADC specifications are not guaranteed.


- 3. ADC clock duty cycle min/max is 45/55%
- 4. When V_{refh} is supplied externally
- I_{NL} measured from V_{IN} = V_{REFL} to V_{IN} = V_{REFH}.
 LSB = Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 Gain Setting


^{2.} When the input is at the V_{refl} level, the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V_{refn} level the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.

- 7. Offset over the conversion range of 0025 to 4080
- 8. Measured converting a 1 kHz input Full Scale sine wave
- The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC

8.5.1.1 Equivalent Circuit for ADC Inputs

The following figure illustrates the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases and operate at the ADC clock frequency. The following equation gives equivalent input impedance when the input is selected.





- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling; 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing; 2.04pF
- 3. 8 pF noise damping capacitor
- 4. Sampling capacitor at the sample and hold circuit. Capacitor C1 is normally disconnected from the input and is only connected to it at sampling time; 1.4pF for x1 gain; 2.8pf for x2 gain, and 5.6pf for x4 gain
- 5. S1 and S2 switch phases are non-overlapping and operate at the ADC clock frequency




Figure 9. Equivalent Circuit for A/D Loading

MC56F8455x Advance Information Data Sheet, Rev. 2, 06/2012.

8.5.2 16-bit SAR ADC electrical specifications

8.5.2.1 16-bit ADC operating conditions Table 26. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	2.7	_	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	-100	0	+100	mV	2
ΔV _{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA})	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high	Absolute	V_{DDA}	V_{DDA}	V _{DDA}	V	3
V _{REFL}	ADC reference voltage low	Absolute	V _{SSA}	V _{SSA}	V _{SSA}	V	4
V _{ADIN}	Input voltage		V _{SSA}	_	V_{DDA}	V	
C _{ADIN}	Input capacitance	16 bit modes	_	8	10	pF	
		• 8/10/12 bit modes	_	4	5		
R _{ADIN}	Input resistance		_	2	5	kΩ	
R _{AS}	Analog source resistance	12 bit modes f _{ADCK} < 4MHz	_	_	5	kΩ	5
f _{ADCK}	ADC conversion clock frequency	≤ 12 bit modes	1.0	_	18.0	MHz	6
f _{ADCK}	ADC conversion clock frequency	16 bit modes	2.0	_	12.0	MHz	6
C _{rate}	ADC conversion rate	≤ 12 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	7
C _{rate}	ADC conversion rate	16 bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	Ksps	7

Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

^{2.} DC potential difference.

^{3.} V_{REFH} is internally tied to V_{DDA} .

^{4.} V_{REFL} is internally tied to V_{SSA} .

^{5.} This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The R_{AS}/ C_{AS} time constant should be kept to <1ns.

^{6.} To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.

7. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1




Figure 10. ADC input impedance equivalency diagram

8.5.2.2 16-bit ADC electrical characteristics Table 27. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current			_	1.7	mA	3
	ADC	ADLPC=1, ADHSC=0	1.2	2.4	3.9	MHz	t _{ADACK} = 1/
	asynchronous clock source	ADLPC=1, ADHSC=1	3.0	4.0	7.3	MHz	f _{ADACK}
f _{ADACK}	ADLPC=0, ADHSC=0	2.4	5.2	6.1	MHz		
		ADLPC=0, ADHSC=1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	Total unadjusted	12 bit modes	_	±4	±6.8	LSB ⁴	5
	error	• <12 bit modes	_	±1.4	±2.1		
DNL	Differential non-	16 bit modes	_	-1 to +4		LSB ⁴	5
	linearity	12 bit modes	_	±0.7	TBD		
		• <12 bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non-	16 bit modes	_	±7.0		LSB ⁴	5
	linearity	12 bit modes	_	±1.0	-2.7 to +1.9		
		• <12 bit modes	_	±0.5	-0.7 to +0.5		

Table 27. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
E _{FS}	Full-scale error	12 bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		• <12 bit modes	_	-1.4	-1.8		V _{DDA}
	Quantization	16 bit modes		-1 to 0		LSB ⁴	5
E _Q	error		_	-1 10 0		LSB.	
		12 bit modes	_	_	±0.5		
ENOB	Effective number of bits	16 bit single-ended mode					6
	of bits	• Avg=32	12.2	13.9	_	bits	
		• Avg=4	11.4	13.1	_	bits	
		12 bit single-ended mode					
		Avg=32					
		• Avg=1		10.8	_	bits	
		-		10.2	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic	16 bit single-ended mode					7
	distortion	• Avg=32	_	-85	_	dB	
		12 bit single-ended mode					
		• Avg=32	_	-74	_	dB	
SFDR	Spurious free	16 bit single-ended mode					7
	dynamic range	• Avg=32	78	90	_	dB	
		12 bit single-ended mode					
		• Avg=32		78	_	dB	
E _{IL}	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current
							(refer to the device's voltage and current operating
							ratings)
	Temp sensor slope	-40°C to 105°C	_	1.715	_	mV/°C	
V _{TEMP25}	Temp sensor voltage	25°C	_	722	_	mV	8

^{1.} All accuracy numbers assume the ADC is calibrated with V_{REFH} = V_{DDA}

^{2.} Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.
- 4. $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock <16MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock <12MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock <12MHz.
- 8. System Clock = 4 MHz, ADC Clock = 2 MHz, AVG = Max, Long Sampling = Max

Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input




Figure 11. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

8.5.3 12-bit Digital-to-Analog Converter (DAC) Parameters Table 28. DAC Parameters

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit					
	DC Specifications										
Resolution			12	12	12	bits					
Settling time ¹	At output load		_	1		μs					
	$RLD = 3 k\Omega$										
	CLD = 400 pf										
Power-up time	Power-up time Time from release of PWRDWN signal until DACOUT signal is valid		_	_	11	μs					
	Accuracy										

Table 28. DAC Parameters (continued)

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit	
Integral non-linearity ²	Range of input digital words:	INL	_	+/- 3	+/- 4	LSB ³	
	410 to 3891 (\$19A - \$F33)						
	5% to 95% of full range						
Differential non-	Range of input digital words:	DNL	_	+/- 0.8	+/- 0.9	LSB ³	
linearity ²	410 to 3891 (\$19A - \$F33)						
	5% to 95% of full range						
Monotonicity	> 6 sigma monotonicity,			guaranteed		_	
	< 3.4 ppm non-monotonicity						
Offset error ²	Range of input digital words:	V _{OFFSET}	_	+ 25	+ 35	mV	
	410 to 3891 (\$19A - \$F33)						
	5% to 95% of full range						
Gain error ²	Range of input digital words: 410 to 3891 (\$19A - \$F33) 5% to 95% of full range	E _{GAIN}	_	+/- 0.5	+/- 1.5	%	
	DAC	Output					
Output voltage range	Within 40 mV of either V _{SSA} or V _{DDA}	V _{OUT}	V _{SSA} + 0.04 V	_	V _{DDA} - 0.04 V	V	
	AC Specifications						
Signal-to-noise ratio		SNR	_	85	_	dB	
Spurious free dynamic range		SFDR	_	-72	_	dB	
Effective number of bits		ENOB	_	11	_	bits	

- 1. Settling time is swing range from V_{SSA} to V_{DDA} 2. No guaranteed specification within 5% of V_{DDA} or V_{SSA}
- 3. LSB = 0.806mV

CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage	2.7	_	3.6	V
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V _{AIN}	Analog input voltage	V _{SS} - 0.3	_	V_{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV

Table 29. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	13	mV
	• CR0[HYSTCTR] = 01	_	10	48	mV
	• CR0[HYSTCTR] = 10	_	20	105	mV
	• CR0[HYSTCTR] = 11	_	30	148	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	_	_	V
V _{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1) ²		50		ns
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)		250		ns
	Analog comparator initialization delay ³	_	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μA
	6-bit DAC reference inputs, Vin1 and Vin2	V_{DDA}	_	V_{DD}	V
	There are two reference input options selectable (via VRSEL control bit). The reference options must fall within this range.				
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ⁴
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

^{1.} Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6V.

^{2.} Signal swing is 100 mV

^{3.} Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

^{4. 1} LSB = V_{reference}/64




Figure 12. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 0)




Figure 13. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 1)

8.6 PWMs and timers

8.6.1 Enhanced NanoEdge PWM Characteristics Table 30. NanoEdge PWM Timing Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
PWM clock frequency		80	80	100	MHz
NanoEdge Placement (NEP) Step Size ^{1, 2}	pwmp	384	390	396	ps
Delay for fault input activating to PWM output deactivated	_	1	_		ns
Power-up Time ³	t _{pu}		25		μs

- 1. Reference IPbus clock of 80 MHz in NanoEdge Placement mode.
- 2. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 3. Powerdown to NanoEdge mode transition.


8.6.2 Quad Timer Timing

Parameters listed are guaranteed by design.

Table 31. Timer Timing

Characteristic	Symbol	Min ¹	Max	Unit	See Figure
Timer input period	P _{IN}	2T + 6	_	ns	Figure 14
Timer input high/low period	P _{INHL}	1T + 3	_	ns	Figure 14
Timer output period	P _{OUT}	25	_	ns	Figure 14
Timer output high/low period	P _{OUTHL}	12.5	_	ns	Figure 14

1. T = clock cycle. For 80 MHz operation, T = 12.5 ns.






Figure 14. Timer Timing

8.7 Communication interfaces

8.7.1 Queued Serial Peripheral Interface (SPI) Timing

Parameters listed are guaranteed by design.

Table 32. SPI Timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time	t _C				Figure 15
Master		45	_	ns	Figure 16
Slave		45	_	ns	Figure 17
					Figure 18

Table continues on the next page...

General Business Information

Table 32. SPI Timing (continued)

Characteristic	Symbol	Min	Max	Unit	See Figure
Enable lead time	t _{ELD}				Figure 18
Master		_	_	ns	
Slave		17.5	_	ns	
Enable lag time	t _{ELG}				Figure 18
Master		_	_	ns	
Slave		17.5	_	ns	
Clock (SCK) high time	t _{CH}				Figure 15
Master		20	_	ns	Figure 16
Slave		20	_	ns	Figure 17
					Figure 18
Clock (SCK) low time	t _{CL}				Figure 18
Master		20	_	ns	
Slave		20	_	ns	
Data set-up time required for inputs	t _{DS}				Figure 15
Master		20	_	ns	Figure 16
Slave		1	_	ns	Figure 17
					Figure 18
Data hold time required for inputs	t _{DH}				Figure 15
Master		1	_	ns	Figure 16
Slave		3	_	ns	Figure 17
					Figure 18
Access time (time to data active	t _A				Figure 18
from high-impedance state)		5	_	ns	
Slave					F: 40
Disable time (hold time to high- impedance state)	t _D	_			Figure 18
Slave		5	_	ns	
Data valid for outputs	t _{DV}				Figure 15
Master		_	6.25	ns	Figure 16
Slave (after enable edge)		_	18.7	ns	Figure 17
					Figure 18
Data invalid	t _{DI}				Figure 15
Master	-	0	_	ns	Figure 16
Slave		0	_	ns	Figure 17
					Figure 18

Table 32. SPI Timing (continued)

Characteristic	Symbol	Min	Max	Unit	See Figure
Rise time	t _R				Figure 15
Master		_	1	ns	Figure 16
Slave		_	1	ns	Figure 17
					Figure 18
Fall time	t _F				Figure 15
Master		_	1	ns	Figure 16
Slave		_	1	ns	Figure 17
					Figure 18




Figure 15. SPI Master Timing (CPHA = 0)




Figure 16. SPI Master Timing (CPHA = 1)




Figure 17. SPI Slave Timing (CPHA = 0)

PWMs and timers




Figure 18. SPI Slave Timing (CPHA = 1)

8.7.2 Queued Serial Communication Interface (SCI) Timing

Parameters listed are guaranteed by design.

Table 33. SCI Timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Baud rate ¹	BR	_	(f _{MAX} /16)	Mbps	_
RXD pulse width	RXD _{PW}	0.965/BR	1.04/BR	ns	Figure 19
TXD pulse width	TXD _{PW}	0.965/BR	1.04/BR	ns	Figure 20
	LIN	Slave Mode	•		
Deviation of slave node clock from nominal clock rate before synchronization	F _{TOL_UNSYNCH}	-14	14	%	_
Deviation of slave node clock relative to the master node clock after synchronization	F _{TOL_SYNCH}	-2	2	%	_
Minimum break character length	T _{BREAK}	13	_	Master node bit periods	_
		11	_	Slave node bit periods	_

^{1.} f_{MAX} is the frequency of operation of the SCI clock in MHz, which can be selected system clock (max. 160 MHz depending on part number) or 2x system clock (max. 200 MHz) for the devices.




Figure 19. RXD Pulse Width




Figure 20. TXD Pulse Width

8.7.3 Freescale's Scalable Controller Area Network (FlexCAN)

Table 34. FlexCAN Timing Parameters

Characteristic		Min	Max	Unit
Baud Rate	BR _{CAN}	_	1	Mbps
CAN Wakeup dominant pulse filtered		_	2	μs
CAN Wakeup dominant pulse pass	T _{WAKEUP}	5	_	μs




Figure 21. Bus Wake-up Detection

8.7.4 Inter-Integrated Circuit Interface (I²C) Timing

Table 35. I ²C Timing

Characteristic	Symbol	Standard Mode		Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f _{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	4	_	0.6		μs
LOW period of the SCL clock	t _{LOW}	4.7	_	1.3	_	μs
HIGH period of the SCL clock	t _{HIGH}	4	_	0.6	_	μs
Set-up time for a repeated START condition	t _{SU} ; STA	4.7	_	0.6		μs
Data hold time for I ₂ C bus devices	t _{HD} ; DAT	01	3.45 ²	03	0.9 ¹	μs
Data set-up time	t _{SU} ; DAT	250 ⁴	_	100 ^{2, 5}	_	ns
Rise time of SDA and SCL signals	t _r	_	1000	20 +0.1C _b ⁶	300	ns

Table 35.	I ² C Timing	(continued)
-----------	-------------------------	-------------

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Fall time of SDA and SCL signals	t _f	_	300	20 +0.1C _b ⁵	300	ns
Set-up time for STOP condition	t _{SU} ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t _{BUF}	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	0	50	ns

- 1. The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 3. Input signal Slew = 10ns and Output Load = 50pf
- 4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 5. A Fast mode I^2C bus device can be used in a Standard mode I^2C bus system, but the requirement $t_{SU; DAT} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I^2C bus specification) before the SCL line is released.
- 6. $C_b = \text{total capacitance of the one bus line in pF}$.




Figure 22. Timing Definition for Fast and Standard Mode Devices on the I²C Bus

9 Design Considerations

9.1 Thermal Design Considerations

An estimation of the chip junction temperature, TJ, can be obtained from the equation:

$$T_J = T_A + (R_{\Theta JA} \times P_D)$$

Where,

 T_A = Ambient temperature for the package (°C)

 $R_{\Theta IA}$ = Junction-to-ambient thermal resistance (°C/W)

 P_D = Power dissipation in the package (W)

MC56F8455x Advance Information Data Sheet, Rev. 2, 06/2012.

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low-power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\Theta,T\Delta} = R_{\Theta,TC} + R_{\Theta,C\Delta}$$

Where,

 $R_{\Theta JA}$ = Package junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ = Package junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$ = Package case-to-ambient thermal resistance (°C/W)

 $R_{\Theta JC}$ is device related and cannot be adjusted. You control the thermal environment to change the case to ambient thermal resistance, $R_{\Theta CA}$. For instance, you can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter (YJT) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

Where.

 T_T = Thermocouple temperature on top of package (°C/W)

 Ψ_{IT} = hermal characterization parameter (°C/W)

 P_D = Power dissipation in package (W)

The thermal characterization parameter is measured per JESD51–2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over

Design Considerations

about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

9.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation of the device:

- Provide a low-impedance path from the board power supply to each V_{DD} pin on the device and from the board ground to each V_{SS} (GND) pin.
- The minimum bypass requirement is to place 0.01–0.1μF capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V_{DD}/V_{SS} pairs, including V_{DDA}/V_{SSA}. Ceramic and tantalum capacitors tend to provide better tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{DD} and V_{SS} (GND) pins are as short as possible.
- Bypass the V_{DD} and V_{SS} with approximately 100 μF , plus the number of 0.1 μF ceramic capacitors.
- PCB trace lengths should be minimal for high-frequency signals.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{DD} and V_{SS} circuits.
- Take special care to minimize noise levels on the V_{REF} , V_{DDA} , and V_{SSA} pins.

- Using separate power planes for V_{DD} and V_{DDA} and separate ground planes for V_{SS} and VSSA are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite bead in serial with V_{DDA} and V_{SSA} traces.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or I²C, the designer should provide an interface to this port if in-circuit flash programming is desired.
- If desired, connect an external RC circuit to the \overline{RESET} pin. The resistor value should be in the range of 4.7 k Ω -10 k Ω ; the capacitor value should be in the range of 0.22 μ F-4.7 μ F.
- Configuring the \overline{RESET} pin to GPIO output in normal operation in a high-noise environment may help to improve the performance of noise transient immunity.
- Add a 2.2 k Ω external pullup on the TMS pin of the JTAG port to keep EOnCE in a restate during normal operation if JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at tri-state.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than 33 pF 10Ω RC filter.

10 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to http://www.freescale.com and perform a keyword search for the drawing's document number:

Drawing for package	Document number to be used
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W

11 Pinout

11.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The SIM's GPS registers are responsible for selecting which ALT functionality is available on most pins.

64 LQFP	48 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
1	1			GPIOD2			
2	2	RESETB	RESETB	GPIOD4			
3	3	GPIOC0	GPIOC0	EXTAL	CLKIN0		
4	4	GPIOC1	GPIOC1	XTAL			
5	5	GPIOC2	GPIOC2	TXD0	TB0	XB_IN2	CLKO0
6	_	GPIOF8	GPIOF8	RXD0	TB1	CMPD_O	
7	6	GPIOC3	GPIOC3	TA0	CMPA_O	RXD0	CLKIN1
8	7	GPIOC4	GPIOC4	TA1	CMPB_O	XB_IN8	EWM_OUT_B
9	_	GPIOA7	GPIOA7	ANA7&ANC11			
10	_	GPIOA6	GPIOA6	ANA6&ANC10			
11	_	GPIOA5	GPIOA5	ANA5&ANC9			
12	8	GPIOA4	GPIOA4	ANA4&ANC8&CMPD_IN0			
13	9	GPIOA0	GPIOA0	ANA0&CMPA_IN3	CMPC_O		
14	10	GPIOA1	GPIOA1	ANA1&CMPA_IN0			
15	11	GPIOA2	GPIOA2	ANA2&VREFHA&CMPA_IN1			
16	12	GPIOA3	GPIOA3	ANA3&VREFLA&CMPA_IN2			
17	_	GPIOB7	GPIOB7	ANB7&ANC15&CMPB_IN2			
18	13	GPIOC5	GPIOC5	DACO	XB_IN7		
19	_	GPIOB6	GPIOB6	ANB6&ANC14&CMPB_IN1			
20	_	GPIOB5	GPIOB5	ANB5&ANC13&CMPC_IN2			
21	14	GPIOB4	GPIOB4	ANB4&ANC12&CMPC_IN1			
22	15	VDDA	VDDA				
23	16	VSSA	VSSA				
24	17	GPIOB0	GPIOB0	ANB0&CMPB_IN3			
25	18	GPIOB1	GPIOB1	ANB1&CMPB_IN0			
26	19	VCAP	VCAP				
27	20	GPIOB2	GPIOB2	ANB2&VREFHB&CMPC_IN3			
28	21	GPIOB3	GPIOB3	ANB3&VREFLB&CMPC_IN0			
29	-	VDD	VDD				
30	22	VSS	VSS				
31	23	GPIOC6	GPIOC6	TA2	XB_IN3	CMP_REF	
32	24	GPIOC7	GPIOC7	SS0_B	TXD0		
33	25	GPIOC8	GPIOC8	MISO0	RXD0	XB_IN9	
34	26	GPIOC9	GPIOC9	SCK0	XB_IN4		
35	27	GPIOC10	GPIOC10	MOSI0	XB_IN5	MISO0	
36	28	GPIOF0	GPIOF0	XB_IN6	TB2	SCK1	

64 LQFP	48 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
37	29	GPIOC11	GPIOC11	CANTX	SCL1	TXD1	
38	30	GPIOC12	GPIOC12	CANRX	SDA1	RXD1	
39	_	GPIOF2	GPIOF2	SCL1	XB_OUT6		
40	_	GPIOF3	GPIOF3	SDA1	XB_OUT7		
41	_	GPIOF4	GPIOF4	TXD1	XB_OUT8		
42	_	GPIOF5	GPIOF5	RXD1	XB_OUT9		
43	31	VSS	VSS				
44	32	VDD	VDD				
45	33	GPIOE0	GPIOE0	PWMA_0B			
46	34	GPIOE1	GPI0E1	PWMA_0A			
47	35	GPIOE2	GPIOE2	PWMA_1B			
48	36	GPIOE3	GPIOE3	PWMA_1A			
49	37	GPIOC13	GPIOC13	TA3	XB_IN6	EWM_OUT_B	
50	38	GPIOF1	GPIOF1	CLKO1	XB_IN7	CMPD_O	
51	39	GPIOE4	GPIOE4	PWMA_2B	XB_IN2		
52	40	GPIOE5	GPIOE5	PWMA_2A	XB_IN3		
53	_	GPIOE6	GPIOE6	PWMA_3B	XB_IN4	PWMB_2B	
54	_	GPIOE7	GPIOE7	PWMA_3A	XB_IN5	PWMB_2A	
55	41	GPIOC14	GPIOC14	SDA0	XB_OUT4		
56	42	GPIOC15	GPIOC15	SCL0	XB_OUT5		
57	43	VCAP	VCAP				
58	_	GPIOF6	GPIOF6	TB2	PWMA_3X	PWMB_3X	XB_IN2
59	_	GPIOF7	GPIOF7	TB3	CMPC_O	SS1_B	XB_IN3
60	44	VDD	VDD				
61	45	VSS	VSS				
62	46			GPIOD1			
63	47			GPIOD3			
64	48			GPIOD0			

11.2 Pinout diagrams

The following diagrams show pinouts for the packages. For each pin, the diagrams show the default function. However, many signals may be multiplexed onto a single pin.




Figure 23. 64-pin LQFP




Figure 24. 48-pin LQFP

12 Product Documentation

The documents listed in Table 36 are required for a complete description and proper design with the device. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, or online at http://www.freescale.com.

Revision History

Table 36. Device Documentation

Topic	Description	Document Number
DSP56800E/DSP56800EX Reference Manual	Detailed description of the 56800EX family architecture, 32-bit digital signal controller core processor, and the instruction set	DSP56800ERM
MC56F8455x Reference Manual	Detailed functional description and programming model	MC56F8455XRM
Serial Bootloader User Guide	Detailed description of the Serial Bootloader in the DSC family of devices	TBD
MC56F8455x Data Sheet	Electrical and timing specifications, pin descriptions, and package information (this document)	MC56F8455X
MC56F84xxx Errata	Details any chip issues that might be present	MC56F84XXX_0N27E

13 Revision History

The following table summarizes changes to this document since the release of the previous version.

Table 37. Revision History

Rev.	Date	Substantial Changes
2	06/2012	This is the first publicly released version of this document.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

FreescaleTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

Document Number: MC56F8455X

Rev. 2, 06/2012



