S70GL-S MirrorBit[®] Eclipse[™] Flash Non-Volatile Memory Family

S70GL02GS, 2 Gbit (256 Mbyte)
CMOS 3.0 Volt Core with Versatile I/O™

Data Sheet



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

S70GL-S MirrorBit[®] Eclipse[™] Flash Non-Volatile Memory Family

S70GL02GS, 2 Gbit (256 Mbyte)
CMOS 3.0 Volt Core with Versatile I/O™

Data Sheet



General Description

The Spansion S70GL02GS 2-Gigabit MirrorBit Flash memory device is fabricated on 65 nm MirrorBit Eclipse process technology. This device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard single byte/word programming algorithms. This makes the device an ideal product for today's embedded applications that require higher density, better performance and lower power consumption.

Distinctive Characteristics

- Two 1024 Megabit (S29GL01GS) in a single 64-ball Fortified-BGA package (see publication S29GL_128S_01GS_00 for full specifications)
- 65 nm MirrorBit Eclipse process technology
- Single supply (V_{CC}) for read / program / erase (2.7V to 3.6V)
- Versatile I/O Feature
 - Wide I/O voltage (VIO): 1.65V to V_{CC}
- x16 data bus
- 16-word/32-byte page read buffer
- 512-byte Programming Buffer
 - Programming in Page multiples, up to a maximum of 512 bytes
- Sector Erase
 - Uniform 128-kbyes sectors
 - S70GL02GS: two thousand forty-eight sectors
- Suspend and Resume commands for Program and Erase operations

- Status Register, Data Polling, and Ready/Busy pin methods to determine device status
- Advanced Sector Protection (ASP)
 - Volatile and non-volatile protection methods for each sector
- Separate 1024-bye One Time Program (OTP) array with two lockable regions
 - Available in each deviceSupport for CFI (Common Flash Interface)
- WP# input
 - Protects first or last sector, or first and last sectors of each device, regardless of sector protection settings
- Industrial temperature range (–40°C to +85°C)
- 100,000 erase cycles per sector typical
- 20-year data retention typical
- Packaging Options
 - 64-ball LSH Fortified BGA, 13 mm x 11 mm



Performance Characteristics

Max. Read Access Times (ns) (Note 1)				
Parameter	2 (Gb		
Random Access Time (t _{ACC})	110	120		
Page Access Time (t _{PACC})	20	30		
CE# Access Time (t _{CE})	110	120		
OE# Access Time (t _{OE})	25	35		

- 1. Access times are dependent on V_{IO} operating ranges. See Ordering Information on page 6 for further details.
- 2. Contact a sales representative for availability.

Typical Program and Erase Rates			
Buffer Programming (512 bytes)	1.5 MB/s		
Sector Erase (128 kbytes)	477 kB/s		

Maximum Current Consumption			
Active Read at 5 MHz, 30 pF	60 mA		
Program	100 mA		
Erase	100 mA		
Standby	200 μΑ		

Data Sheet



Table of Contents

Gen	eral Description	3
Dist	inctive Characteristics	3
Perf	ormance Characteristics	1
1.	Ordering Information 6 1.1 Recommended Combinations 6	
2.	Input/Output Descriptions and Logic Symbol	7
3.	Block Diagrams83.1Special Handling Instructions for BGA Package13.2LSH064—64 ball Fortified Ball Grid Array, 13 x 11 mm12	1
4.	Memory Map	3
5.	Autoselect	3
6.	DC Characteristics	1
7.	BGA Package Capacitance	5
8.	Device ID and Common Flash Interface (ID-CFI) ASO Map	3
9.	Revision History	ı



1. Ordering Information

1.1 Recommended Combinations


Recommended Combinations table below list various configurations planned to be available in volume. The table below will be updated as new combinations are released. Check with your local sales representative to confirm availability of specific configuration not listed or to check on newly released combinations.

S29GL-S Valid Combinations						
Base OPN	Speed (ns)	Package and Temperature	Model Number	Packing Type	Ordering Part Number (yy = Model Number, x = Packing Type)	
	110	FHI (Note 1)	01, 02		S70GL02GS11FHI01x	
S70GL02GS				01, 02	0, 3	S70GL02GS11FHI02x
370GL02G3	120 (Note 1)			1/4 1/0	(Note 2)	S70GL02GS12FHIV1x
			V1, V2		S70GL02GS12FHIV2x	

Notes

- 1. BGA package marking omits leading "S70" and packing type designator from ordering part number.
- 2. Packing Type "0" is standard option.

The ordering part number is formed by a valid combination of the following:



DEVICE NUMBER/DESCRIPTION

S70GL02GS

3.0 Volt-Only, 2048 Megabit (128M x 16-Bit/256M x 8-Bit) Page-Mode Flash Memory

Manufactured on 65 nm MirrorBit Eclipse process technology



2. Input/Output Descriptions and Logic Symbol

Table 2.1 identifies the input and output package connections provided on the device.


Table 2.1 Input/Output Descriptions

Symbol	Туре	Description
A26-A0	Input	Address lines for GL02GS.
DQ15-DQ0	I/O	Data input/output.
CE#	Input	Chip Enable.
OE#	Input	Output Enable.
WE#	Input	Write Enable.
V _{CC}	Supply	Device Power Supply.
V _{IO}	Supply	Versatile IO Input.
V _{SS}	Supply	Ground.
RY/BY#	Output	Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At $V_{\rm IL}$, the device is actively erasing or programming. At High Z, the device is in ready.
RESET#	Input	Hardware Reset. Low = device resets and returns to reading array data.
WP#	Input	Write Protect/Acceleration Input. At V_{lL} , disables program and erase functions in the outermost sectors. At V_{HH} , accelerates programming; automatically places device in unlock bypass mode. Should be at V_{lH} for all other conditions.
NC	No Connect	Not Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB).
DNU	Reserved	Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Spansion for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at V_{IL} . The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to V_{SS} . Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections.
RFU	No Connect	Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use for the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.



3. Block Diagrams

Figure 3.1 Block Diagram for 2 x GL01GS (Highest and Lowest Address Sectors Protected)








Figure 3.2 Block Diagram for 2 x GL01GS (Lowest Address Sector Protected)



→ vcc AMAX+1 Ext VCC A26 **◆** A0 to A25 ◀ A0-A25 VCCQ VSS **VSS** 1 Gb Flash CE# VSSQ CE# ◀ (Flash 1) OE# ◀ OE# WE#◀ WE# AMAX+1 Int RESET# RESET#◀ **▶** DQ0-15 DQ0-15 WP# WP#◀ RY/BY# ► RY/BY# Amax+1 Ext VCC A0-A25 VCCQ 1 Gb Flash VSS (Flash 2) CE# VSSQ OE# WE# AMAX+1 Int RESET# DQ0-15 VIO◀ WP# RY/BY#

Figure 3.3 Block Diagram for 2 x GL01GS (Highest Address Sector Protected)




3.1 Special Handling Instructions for BGA Package

Special handling is required for Flash Memory products in BGA packages.

Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

Figure 3.4 64-ball Fortified Ball Grid Array

64-ball Fortified BGATop View, Balls Facing Down




- Ball E1, Do Not Use (DNU), a device internal signal is connected to the package connector. The connector may be used by Spansion for test or other purposes and is not intended for connection to any host system signal. Do not use these connections for PCB Signal routing channels. Though not recommended, the ball can be connected to V_{CC} or V_{SS} through a series resistor.
- 2. Balls F7 and G1, Reserved for Future Use (RFU).
- 3. Balls A1, A8, C1, D1, H1, and H8, No Connect (NC).



3.2 LSH064—64 ball Fortified Ball Grid Array, 13 x 11 mm

Figure 3.5 LSH064—64-ball Fortified Ball Grid Array (FBGA), 13 x 11 mm



PACKAGE		LSH 064		
JEDEC	N/A			
DXE	13.00 mm x 11.00 mm PACKAGE		0 mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.4	PROFILE
A1	0.40			BALL HEIGHT
D		13.00 BSC		BODY SIZE
Е	11.00 BSC BODY SIZE		BODY SIZE	
D1	7.00 BSC MATRIX FOOTPRINT		MATRIX FOOTPRINT	
E1		7.00 BSC		MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		64		BALL COUNT
b	0.50	0.60	0.70	BALL DIAMETER
eЕ	1.00 BSC			BALL PITCH
eD	1.00 BSC			BALL PITCH
SD/SE	0.50 BSC			SOLDER BALL PLACEMENT
				DEPOPULATED SOLDER BALLS

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP 95, SECTION 4.3, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 - n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK
 MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

g1005.2 \ f16-038.15 \ 08.10.10

12



4. Memory Map

The S70GL02GS consist of uniform 64 kword (128-kbyte) sectors organized as shown in Table 4.1.

Table 4.1 S70GL02GS Sector and Memory Address Map

Uniform Sector Size	Sector Count	Sector Range	Address Range (16-bit)	Notes
		SA00	0000000h-000FFFh	Sector Starting Address
64 kword/128 kB	2048	:	:	
		SA2047	7FF0000H-7FFFFFh	Sector Ending Address

Note

This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA001-SA2046) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 kB sectors have the pattern xxx0000h-xxxFFFFh.

5. Autoselect

Table 5.1 provides the device identification codes for the S70GL02GS. For more information on the autoselect function, refer to the S29GL-S data sheet (publication number S29GL_128S_01GS_00).

Table 5.1 Autoselect Addresses in System

Description	Address	Read Data (word/byte mode)		
Manufacturer ID	(Base) + 00h	0001h		
Device ID, Word 1	(Base) + 01h	227Eh		
Device ID, Word 2	(Base) + 0Eh	2248h		
Device ID, Word 3	(Base) + 0Fh	2201h		
Cagura Davias Varify	(Doos) + 02h	For S70GL02GS highest address sector protect: XX3Fh = Not Factory Locked XXBFh = Factory Locked		
Secure Device Verify	(Base) + 03h	For S70GL02GS lowest address sector protect: XX2Fh = Not Factory Locked XXAFh = Factory Locked		
Sector Protect Verify	(SA) + 02h	xx01h/01h = Locked, xx00h/00h = Unlocked		



6. DC Characteristics

Table 6.1 DC Characteristics

Parameter	Description	Test Conditions	Min	Typ (Note 2)	Max	Unit
ILI	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max		+0.04	±2.0	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max		+0.04	±2.0	μΑ
I _{CC4}	VCC Standby Current	CE#, RESET#, OE# = V_{IH} , V_{IH} = V_{IO} V_{IL} = V_{SS} , V_{CC} = V_{CC} max		140	200	μΑ
I _{CC5}	V _{CC} Reset Current (Notes 2, 7)	$CE\# = V_{IH}$, RESET# = V_{IL} , $V_{CC} = V_{CC}$ max		20	40	mA
	Automatic Sleep Mode (Note 3)	$\begin{aligned} V_{IH} &= V_{IO}, \ V_{IL} = V_{SS} \ , \\ V_{CC} &= V_{CC} \ max, \ t_{ACC} + 30 \ ns \end{aligned}$		6	12	mA
I _{CC6} Aut	Automatic Sleep Mode (Note 3)	$\begin{aligned} &V_{IH} = V_{IO}, \ V_{IL} = V_{SS}, \\ &V_{CC} = V_{CC} \ max, \ t_{ASSB} \end{aligned}$		200	300	μA
I _{CC7}	V _{CC} Current during power up (Notes 2, 6)	$\begin{aligned} & \text{RESET\#} = V_{\text{IO}}, \text{CE\#} = V_{\text{IO}}, \text{OE\#} = V_{\text{IO}}, \\ & V_{\text{CC}} = V_{\text{CC}} \text{ max}, \end{aligned}$		106	160	mA

- 1. I_{CC} active while Embedded Algorithm is in progress.
- 2. Not 100% tested.
- 3. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.
- 4. $V_{IO} = 1.65V$ to V_{CC} or 2.7V to V_{CC} depending on the model.
- 5. $V_{CC} = 3V$ and $V_{IO} = 3V$ or 1.8V. When V_{IO} is at 1.8V, I/O pins cannot operate at >1.8V.
- 6. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly.
- 7. If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I_{CC7} will be drawn during the remainder of t_{RPH}. After the end of t_{RPH} the device will go to standby mode until the next read or write.
- 8. The recommended pull-up resistor for RY/BY# output is 5k to 10k Ohms.
- 9. For all other DC current values please refer to the \$29GL-128S_01GS_00 data sheet.



7. BGA Package Capacitance

Parameter Symbol	Parameter Description	Тур	Max	Unit
C _{IN}	Input Capacitance	15	16	pF
C _{OUT}	Output Capacitance	10	11	pF
A26	Highest Order Address	6	7	pF
CE#	Separated Control Pin	12	13	pF
OE#	Separated Control Pin	7	8	pF
WE#	Separated Control Pin	11	12	pF
WP#	Separated Control Pin	11	12	pF
RESET#	Separated Control Pin	8	9	pF
RY/BY#	Separated Control Pin	5	6	pF

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz.



8. Device ID and Common Flash Interface (ID-CFI) ASO Map

The Device ID portion of the ASO (word locations 0h to 0Fh) provides manufacturer ID, device ID, Sector Protection State, and basic feature set information for the device.

ID-CFI Location 02h displays sector protection status for the sector selected by the sector address (SA) used in the ID-CFI enter command. To read the protection status of more than one sector it is necessary to exit the ID ASO and enter the ID ASO using the new SA. The access time to read location 02h is always t_{ACC} and a read of this location requires CE# to go High before the read and return Low to initiate the read (asynchronous read access). Page mode read between location 02h and other ID locations is not supported. Page mode read between ID locations other than 02h is supported.

Table 8.1 ID (Autoselect) Address Map

Description	Address	Read Dat	a
Manufacture ID	(SA) + 0000h	0001h	
Device ID	(SA) + 0001h	227Eh	
Protection Verification	(SA) + 0002h	Sector Protection State (1= Sector protected, 0= Sector unprotected). This protection state is shown only for the SA selected when entering ID-CFI ASO. Reading other SA provides undefined data. To read a different SA protection state ASO exit command must be used and then enter ID-CFI ASO again with the new SA.	
Indicator Bits	(SA) + 0003h	For S70GL02GS highest address sector protect: For S70GL02GS lowest address sector protect: DQ15-DQ08 = 1 (Reserved) DQ7 - Factory Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ6 - Customer Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ5 = 1 (Reserved) DQ4 - WP# Protects 0 = lowest address Sector 1 = highest address Sector DQ3 - DQ0 = 1 (Reserved)	XX3Fh = Not Factory Locked XXBFh = Factory Locked XX2Fh = Not Factory Locked XXAFh = Factory Locked
	(SA) + 0004h	Reserved	
	(SA) + 0005h	Reserved	
	(SA) + 0006h	Reserved	
DELL	(SA) + 0007h	Reserved	
RFU	(SA) + 0008h	Reserved	
	(SA) + 0009h	Reserved	
	(SA) + 000Ah	Reserved	
	(SA) + 000Bh	Reserved	
Lower Software Bits	(SA) + 000Ch	Bit 0 - Status Register Support 1 = Status Register Supported 0 = Status Register not supported Bit 1 - DQ polling Support 1 = DQ bits polling supported 0 = DQ bits polling not supported Bit 3-2 - Command Set Support 11 = reserved 10 = reserved 01 = Reduced Command Set 00 = Classic Command set Bits 4-15 - Reserved = 0	
Upper Software Bits	(SA) + 000Dh	Reserved	
Device ID	(SA) + 000Eh	2248h = 2 Gb	
Device ID	(SA) + 000Fh	2201h	



Table 8.2 CFI Query Identification String

Word Address	Data	Description
(SA) + 0010h	0051h	
(SA) + 0011h	0052h	Query Unique ASCII string "QRY"
(SA) + 0012h	0059h	
(SA) + 0013h	0002h	Drimowy OFM Command Cat
(SA) + 0014h	0000h	Primary OEM Command Set
(SA) + 0015h	0040h	Address for Primary Extended Table
(SA) + 0016h	0000h	Address for Fillingly Extended Table
(SA) + 0017h	0000h	Alternate OEM Command Set
(SA) + 0018h	0000h	(00h = none exists)
(SA) + 0019h	0000h	Address for Alternate OEM Extended Table
(SA) + 001Ah	0000h	(00h = none exists)

Table 8.3 CFI System Interface String

Word Address	Data	Description
(SA) + 001Bh	0027h	V _{CC} Min. (erase/program) (D7-D4: volts, D3-D0: 100 mV)
(SA) + 001Ch	0036h	V _{CC} Max. (erase/program) (D7-D4: volts, D3-D0: 100 mV)
(SA) + 001Dh	0000h	V _{PP} Min. voltage (00h = no V _{PP} pin present)
(SA) + 001Eh	0000h	V _{PP} Max. voltage (00h = no V _{PP} pin present)
(SA) + 001Fh	0008h	Typical timeout per single word write 2 ^N µs
(SA) + 0020h	0009h	Typical timeout for max multi-byte program, 2 ^N µs (00h = not supported)
(SA) + 0021h	0008h	Typical timeout per individual block erase 2 ^N ms
(SA) + 0022h	0013h (2 Gb)	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
(SA) + 0023h	0001h	Max. timeout for single word write 2 ^N times typical
(SA) + 0024h	0002h	Max. timeout for buffer write 2 ^N times typical
(SA) + 0025h	0003h	Max. timeout per individual block erase 2 ^N times typical
(SA) + 0026h	0003h	Max. timeout for full chip erase 2^N times typical (00h = not supported)



Table 8.4 CFI Device Geometry Definition

Word Address	Data	Description
(SA) + 0027h	001Ch (2 Gb)	Device Size = 2 ^N byte
(SA) + 0028h	0001h	Flack Desire laterias Description 0
(SA) + 0029h	0000h	- Flash Device Interface Description 0 = x8-only, 1 = x16-only, 2 = x8/x16 capable
(SA) + 002Ah	0009h	Max. number of byte in multi-byte write = 2 ^N
(SA) + 002Bh	0000h	(00 = not supported)
(SA) + 002Ch	0001h	Number of Erase Block Regions within device 1 = Uniform Device, 2 = Boot Device
(SA) + 002Dh	00XXh	
(SA) + 002Eh	000Xh	Erase Block Region 1 Information (refer to JEDEC JESD68-01 or JEP137 specifications)
(SA) + 002Fh	0000h	00FFh, 0007h, 0000h, 0002h = 2 Gb
(SA) + 0030h	000Xh	
(SA) + 0031h	0000h	
(SA) + 0032h	0000h	Erase Block Region 2 Information (refer to CFI publication 100)
(SA) + 0033h	0000h	Trase block negion 2 information (relet to GF1 publication 100)
(SA) + 0034h	0000h	
(SA) + 0035h	0000h	
(SA) + 0036h	0000h	From Block Bogian 2 Information (refer to CEI publication 100)
(SA) + 0037h	0000h	Erase Block Region 3 Information (refer to CFI publication 100)
(SA) + 0038h	0000h	
(SA) + 0039h	0000h	
(SA) + 003Ah	0000h	Erase Block Region 4 Information (refer to CFI publication 100)
(SA) + 003Bh	0000h	
(SA) + 003Ch	0000h	

Table 8.5 CFI Primary Vendor-Specific Extended Query (Sheet 1 of 3)

Word Address	Data	Description
(SA) + 0040h	0050h	
(SA) + 0041h	0052h	Query-unique ASCII string "PRI"
(SA) + 0042h	0049h	
(SA) + 0043h	0031h	Major version number, ASCII
(SA) + 0044h	0035h	Minor version number, ASCII
(SA) + 0045h	001Ch	Address Sensitive Unlock (Bits 1-0) 00b = Required 01b = Not Required Process Technology (Bits 5-2) 0000b = 0.23 µm Floating Gate 0001b = 0.17 µm Floating Gate 0010b = 0.23 µm MirrorBit 0011b = 0.13 µm Floating Gate 0100b = 0.11 µm MirrorBit 0101b = 0.09 µm Floating Gate 0110b = 0.09 µm MirrorBit 0111b = 0.065 µm MirrorBit Eclipse 1000b = 0.045 µm MirrorBit
(SA) + 0046h	0002h	Erase Suspend 0 = Not Supported 1 = Read Only 2 = Read and Write
(SA) + 0047h	0001h	Sector Protect 00 = Not Supported X = Number of sectors in smallest group



Table 8.5 CFI Primary Vendor-Specific Extended Query (Sheet 2 of 3)

Word Address	Data	Description
(SA) + 0048h	0000h	Temporary Sector Unprotect 00 = Not Supported 01 = Supported
(SA) + 0049h	0008h	Sector Protect/Unprotect Scheme 04 = High Voltage Method 05 = Software Command Locking Method 08 = Advanced Sector Protection Method
(SA) + 004Ah	0000h	Simultaneous Operation 00 = Not Supported X = Number of banks
(SA) + 004Bh	0000h	Burst Mode Type 00 = Not Supported 01 = Supported
(SA) + 004Ch	0003h	Page Mode Type 00 = Not Supported 01 = 4 Word Page 02 = 8 Word Page 03=16 Word Page
(SA) + 004Dh	0000h	ACC (Acceleration) Supply Minimum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV
(SA) + 004Eh	0000h	ACC (Acceleration) Supply Maximum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV
(SA) + 004Fh	0004h (Bottom) 0005h (Top)	WP# Protection 00h = Flash device without WP Protect (No Boot) 01h = Eight 8 kB Sectors at TOP and Bottom with WP (Dual Boot) 02h = Bottom Boot Device with WP Protect (Bottom Boot) 03h = Top Boot Device with WP Protect (Top Boot) 04h = Uniform, Bottom WP Protect (Uniform Bottom Boot) 05h = Uniform, Top WP Protect (Uniform Top Boot) 06h = WP Protect for all sectors 07h = Uniform, Top or Bottom WP Protect
(SA) + 0050h	0001h	Program Suspend 00 = Not Supported 01 = Supported
(SA) +0051h	0000h	Unlock Bypass 00 = Not Supported 01 =Supported
(SA) + 0052h	0009h	Secured Silicon Sector (Customer OTP Area) Size 2 ^N (bytes)
(SA) + 0053h	008Fh	Software Features bit 0: status register polling (1 = supported, 0 = not supported) bit 1: DQ polling (1 = supported, 0 = not supported) bit 2: newprogramsuspend/resume commands (1 = supported, 0 = not supported) bit 3: word programming (1 = supported, 0 = not supported) bit 4: bit-field programming (1 = supported, 0 = not supported) bit 5: autodetect programming (1 = supported, 0 = not supported) bit 6: RFU bit 7: multiple writes per Line (1 = supported, 0 = not supported)
(SA) + 0054h	0005h	Page Size = 2 ^N bytes
(SA) + 0055h	0006h	Erase Suspend Timeout Maximum < 2 ^N (μs)
(SA) + 0056h	0006h	Program Suspend Timeout Maximum < 2 ^N (μs)



Table 8.5 CFI Primary Vendor-Specific Extended Query (Sheet 3 of 3)

Word Address	Data	Description
(SA) + 0078h	0006h	Embedded Hardware Reset Timeout Maximum < 2^N (μs) Reset with Reset Pin
(SA) + 0079h	0009h	Non-Embedded Hardware Reset Timeout Maximum $< 2^N (\mu s)$ Power on Reset

20



9. Revision History

Section	Description	
Revision 01 (May 19, 2011)		
	Initial release	
Revision 02 (July 7, 2011)		
Performance Characteristics	Updated Typical Program and Erase Rates	
Ordering Information	Updated model number description of V1 and V2	
DC Characteristics	Modified Note 3	
Revision 03 (September 23, 2011)		
Distinctive Characteristics	Cosmetic changes	
Order Information	Updated	
CFI Device Geometry Definition	Data at (SA) + 002Eh modified	
Revision 04 (December 15, 2011)		
Global	Data sheet designation changed from Preliminary to Full Production	
Performance Characteristics	Updated Sector Erase time	
Figure: 64-ball Fortified Ball Grid Array	Added notes	
BGA Package Capacitance	Updated	



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2011 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit® Eclipse™, ORNAND™, EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.