

Data Sheet, Confidential

AS3517

Stereo Audio Codec with enhanced System Power Management

1 General Description

The AS3517 is a low power stereo audio codec and is designed for Portable Digital Audio Applications. It allows playback and recording in CD quality. It has a variety of audio inputs and outputs to directly connect electret microphones, $16\Omega/32\Omega$ headsets and auxiliary signal sources via a 10-channel mixer. It only consumes 20mW in playback mode.

Further the device offers advanced power management functions. All necessary ICs and peripherals in a Digital Audio Player with flash or harddisk memory are supplied by the AS3517. The different regulated supply voltages are programmable via the serial control interface. The power management block generates 11 different supply voltages out of a single battery supply. CPU, NAND flash, SRAM, memory cards, harddisk, LCD, LCD backlight, USB-HOST and USB-OTG can be powered. AS3517 also contains a charger. The single supply voltage may vary from 3.0V to 5.5V.

The AS3517 has an on-chip, phase locked loop (PLL) controlled, clock generator. It generates 44.1kHz, 48kHz and other sample rates defined in MP3, AAC, WMA, OGG VORBIS etc. No additional external crystal or PLL is needed in slave mode. Further the AS3517 has an independent 32kHz real time clock (RTC) on chip which allows a complete power down of the system CPU.

2 Key Features

- Multi-bit Sigma Delta Converters
 - DAC: 94dB SNR ('A' weighted) @ 2.9V
 - ADC: 90dB SNR ('A' weighted) @ 2.9V
 - Sampling Frequency: 8-48kHz
- · 2 Microphone Inputs
 - 3 gain pre-setting (28dB/34dB/40dB) and AGC
 - 32 gain steps @1.5dB and MUTE
 - supply for electret microphone
 - microphone detection
 - remote control by switch
- 2 Line Inputs
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - stereo or 2x mono or mono differential
- Audio Mixer
 - 10 channel input/output mixer with AGC
 - mixes line inputs and microphones with DAC
 - left and right channels independent
- 2 Line Outputs
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 1Vp @10kΩ
 - Stereo 2*5mW to 16ohm
 - Differential 10mW to 32ohm (earpiece)


- · High Efficiency Headphone Amplifier
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 2x60mW @16Ω driver capability
 - headphone and over-current detection
 - phantom ground eliminates large capacitors
- Power Management
 - step down for CPU core (0.65V-3.4V, 250mA)
 - step down for peripheral (0.65V-3.4V, 250mA)
 - step down for harddisk (0.65V-3.4V, 500mA)
 - step up for backlight (15V (25V), 38mA),
 - LDO for digital supply (2.9V, 200mA)
 - LDO for analog supply (2.9V, 200mA)
 - LDO for peripherals (1.2V-3.5V, 200mA)
 - LDO for peripherals (1.2V-3.5V, 200mA)
 - LDO for RTC (1.0V-2.5V, 2mA)
 - power supply supervision
 - hibernation modes
 - 5sec and 10sec emergency shut-down
- Battery Charger
 - automatic trickle charge (50mA)
 - prog. constant current charging (50-460mA)
 - prog. constant voltage charging (3.9V-4.25V)
- Real Time Clock
 - ultra low power 32kHz oscillator
 - 32bit RTC sec counter, 96 days auto wake-up
 - selectable alarm (seconds or minutes)
 - 128bit free SRAM for random settings
 - 32kHz clock output to peripheral
- Auxiliary Oscillator (only for master clock mode)
 - low power 12-24MHz oscillator
 - master clock input/output (e.g. from/to CPU)
- General Purpose ADC
 - 10bit resolution
 - 21 inputs analog multiplexer
- Interfaces
 - I2S digital audio interface and SPDIF
 - 2 wire serial control interface
 - reset pin, watchdog, power good pin
 - PWM output
 - 128bit unique ID (OTP)
 - 30 different interrupts
- Package CTBGA81 [9.0x9.0x1.15mm] 0.8mm pitch

3 Application

Portable Digital Audio Player and Recorder PDA, Smartphone




4 Functional Overview





5 Block Diagram

Figure 1 AS3517 Block Diagram





Contents

1	Ger	neral Description	1
2	Key	y Features	1
3		olication	
4	Fur	nctional Overview	2
5	Blo	ck Diagram	3
6		out and Packaging	
	6.1	Pin Description	
	6.2	Ball Assignment	
	6.2	.1 CTBGA81	
	6.3	Package Drawings	
	6.3.	.1 CŤBGA81	g
7	Orc	dering Information	10
8	Abs	solute Maximum Ratings (Non-Operating)	11
	8.1	Operating Conditions	12
	8.1.		12
	8.1.		
	8.1.	.3 Temperature Range	13
	8.1.		14
9	Det	tailed Functional Description	16
	9.1	Audio Functions	16
	9.1.		
	9.1.		
	9.1.		20
	9.1.		
	9.1.		
	9.1.		28
	9.1.		
	9.2	Power Management Functions	32
	9.2.	==	
	9.2.		
	9.2.		
	9.2.		41
	9.2.		
	9.3		
	9.3.		
	9.3.		
	9.3.		
	9.3.		
	9.3.		
	9.3.		
	9.3.		
	9.4	Register Description	55
10		Copyright	
11		Disclaimer	
12	<u>2</u> C	Contact Information	93



Revision History

Revision	Date	Owner	Description
0.99	6.10.2006	pkm	Corrected version
1.0	12.10.2006	pkm	Changed block diagram of DCDC15
			Inserted register overview
			Corrected some typos
1.1	26.1.2007	pkm	Corrected block diagram (DAC mute)
			Corrected start-up sequence (VPROG1 and VPROG2 exchange)
1.2	6.4.2007	pkm	Added Typical Application Information
			Changed chip version for V17
			RTCT register reset corrected to RVDD-POR
			USB & CHGIN 0ms de-bounce time changed to 8ms
1.3	24.9.2008	pkm	Updated marking and ordering information



6 Pinout and Packaging

6.1 Pin Description

Table 1 Pinlist CTBGA81

Ball	PinName	Туре	Function			
G7	AGND	Analog I/O	Analog Reference Voltage (AVDD/2) buffer cap terminal			
H7	AVDD	Supply	Analog Circuit VDD, connected to LDO1 on BGA substrate			
J9	AVSS	Supply	Analog Circuit VSS			
E2	BATTEMP	Analog I/O	Charger Battery Temperature Sensor input (100kΩ NTC)			
D3	BVDD	Supply	Positive (Battery) Supply Terminal, 5.5V max.			
E3	BVDD	Supply	Positive (Battery) Supply Terminal, 5.5V max.			
B8	BVDDH	Supply	Positive (Battery) Supply Terminal of Headphone Amplifier, 5.5V max.			
A8	BVDDC1	Supply	Positive (Battery) Supply Terminal of DCDC1, 5.5V max.			
A4	BVDDC2	Supply	Positive (Battery) Supply Terminal of DCDC2, 5.5V max.			
B4	BVDDC3	Supply	Positive (Battery) Supply Terminal of DCDC3, 5.5V max.			
F2	BVDDR	Supply	RTC Positive (Battery) Supply terminal, 5.5V max			
F1	CHG_IN	Analog Input	Charger Positive Supply Terminal, 5.5V max			
E1	CHG_OUT	Analog Output	Charger Output prog. for Ichg 50-400mA or Vchg 3.9-4.25V			
C1	CN_GEXT	Digital output	USB charge pump CN of flying cap / Output to control USB-Host DCDC N-Switch			
C2	CP_CP	Digital output	USB charge pump CP of flying cap			
G3	CSCL	Digital input with pull up	Clock Input of two wire interface			
НЗ	CSDA	Digital I/O with pull up	Data I/O of two wire interface			
В7	CVDD1	Analog Input	CVDD1 and Feedback pin			
B5	CVDD2	Analog Input	CVDD2 and Feedback Pin			
B3	CVDD3	Analog Input	CVDD3 and Feedback Pin			
A6	CVSS1	Supply	CVDD1 StepDown Neg. Supply terminal			
B6	CVSS2	Supply	CVDD2 StepDown Neg. Supply terminal			
A2	CVSS3	Supply	CVDD3 Stepdown Neg. Supply terminal			
B2	CVSS15	Supply	DCDC15V Neg. Supply terminal			
G1	DVDD	Supply	Digital Circuit VDD, connected to LDO2 on BGA substrate			
J2	DVSS	Supply	Digital Circuit VSS			
H2	FVDD	Supply	ADC&DAC Digital Circuit VDD (1.8-3.6V)			
F3	НВТ	Digital input with pull down	Heartbeat Input for CPU supervision			
C8	HPCM	Analog Output	Headphone Common GND Output for DC-coupled speakers			
D9	HPGND	Analog I/O	Headphone Amplifier reference buffer cap terminal			
A9	HPL	Analog Output	Headphone Amplifier Output Left Channel			
C9	HPR	Analog Output	Headphone Amplifier Output Right Channel			
B1	ISINK	Analog Output	DCDC15V Load Current Sink terminal (e.g. white LED)			
D7	LIN1L	Analog Input	Line Input 1 Left Channel			
D6	LIN1R	Analog Input	Line Input 1 Right Channel			
F8	LIN2L	Analog Input	Line Input 2 Left Channel			
F7	LIN2R	Analog Input	Line Input 2 Right Channel			
C7	LOUT1L	Analog Output	Line Output Left Channel			
C6	LOUT1R	Analog Output	Line Output Right Channel			
D8	LOUT2L	Analog Output	Line Output Left Channel			
E7	LOUT2R	Analog Output	Line Output Right Channel			
G4	LRCLK	Digital I/O with pull down	I2S Left/Right Clock			
A7	LXC1	Digital output	CVDD1 StepUp switch output to coil			
A5	LXC2	Digital output	CVDD2 StepUp switch output to coil			
	•	1 -	CVDD3 StepUp switch output to coil			



H9 MIC ² G9 MIC ² G8 MIC ² E9 MIC ²	1P	Analog Input	Microphone Input 1N				
G8 MIC			imorophono input riv				
	10	Analog Input	Microphone Input 1P				
F9 MIC	15	Analog I/O	Microphone Supply 1 (2.95V) / Remote Input 1				
1 1 111102	2N	Analog Input	Microphone Input 2N				
F9 MIC2	2P	Analog Input	Microphone Input 2P				
E8 MIC2	2S	Analog I/O	Microphone Supply 2 (2.95V) / Remote Input 2				
D2 PVD	D1	Analog Output	LDO3 Regulator Output				
D1 PVD	D2	Analog Output	LDO4 Regulator Output				
F6 PWG	GD	Digital I/O multiplexed	Power Good, SPDIF, PLL clock, PWM digital output.				
			Configurable as open drain or push pull.				
			Master CLK digital input (e.g. from CPU)				
J6 PWR		Digital input with pull down	Power Up input				
J4 Q241	M	Digital output multiplexed	12-24MHz Clock output, PLL clock. Configurable as open drain				
10 000	17	B: :: 1	or push pull.				
J3 Q32I	K	Digital output multiplexed	32kHz Clock output, SPDIF, PLL clock, PWM. Configurable as				
G2 RVD	ח	Analog Output	open drain or push pull. RTC Supply Regulator Output prog. to 1.0-2.5V				
F4 SCLI		Digital I/O with pull down	I2S Shift Clock				
H4 SDI		Digital input with pull down	I2S Stiff Clock				
1 -		•	·				
		Digital output	I2S Data output from ADC				
A1 SW1		Analog Output	DCDC15V switch terminal				
D4 USB	H_CSN	Analog Input	USB-Host Step Up neg. Current sense terminal to $100 \text{m}\Omega$ resistor				
C4 USB	H_CSP	Analog Input	USB-Host Step Up pos. Current sense term. to $100m\Omega$ resistor (BVDD)				
C5 USB	H_PG	Digital output	Output to control USB-Host DCDC high Side P-Switch				
G6 VPR	:G1	Analog Input	5 State Prog Input to define power up sequence				
H6 VPR	.G2	Analog Input	5 State Prog Input to define default regulator voltages				
H8 VRE	F	Analog I/O	Analog Reference (filtered AVDD) decoupling cap terminal				
C3 VBU	S	Analog I/O	USB supply terminal for supervision and charge pump or StepUp feedback				
B9 VSS	Н	Supply	Headphone Amplifier Neg. Supply terminal				
J7 XIN2		Analog I/O	24MHz Oscillator Crystal terminal				
H1 XIN3		Analog I/O	32kHz RTC Oscillator Crystal terminal				
H5 XIRO		Digital output	Interrupt Request Output. Configurable as open drain or push				
			pull, active high or active low				
J8 XOU	JT24	Analog I/O	24MHz Oscillator Crystal terminal				
J1 XOU	JT32	Analog I/O	32kHz RTC Oscillator Crystal terminal				
J5 XRE	S	Digital output open drain	Reset Output				



6.2 Ball Assignment

6.2.1 CTBGA81

Figure 2 Ball Assignment CTBGA81

	1	2	3	4	5	6	7	8	9	
Α	SW15	CVSS3	LXC3	BVDDC2	LXC2	CVSS1	LXC1	BVDDC1	HPL	A
В	ISINK	CVSS15	CVDD3	BVDDC3	CVDD2	CVSS2	CVDD1	BVDDH	VSSH	В
С	CN_GEXT	CP_CP	VBUS	USBH_CSP	USBH_PG	LOUT1R	LOUT1L	НРСМ	HPR	С
D	PVDD2	PVDD1	BVDD	USBH_CSN	nc	LIN1R	LIN1L	LOUT2L	HPGND	D
Е	CHG_OUT	BATTEMP	BVDD	nc	nc	nc	LOUT2R	MIC2S	MIC2N	E
F	CHG_IN	BVDDR	НВТ	SCLK	nc	PWGD	LIN2R	LIN2L	MIC2P	F
G	DVDD	RVDD	CSCL	LRCLK	SDO	VPRG1	AGND	MIC1S	MIC1P	G
Н	XIN32	FVDD	CSDA	SDI	XIRQ	VPRG2	AVDD	VREF	MIC1N	Н
J	XOUT32	DVSS	Q32K	Q24M	XRES	PWRUP	XIN24	XOUT24	AVSS	J
	1	2	3	4	5	6	7	8	9	



6.3 Package Drawings

6.3.1 CTBGA81

Marking

Figure 3 CTBGA81 Marking





Table 2 Package Code AYWWZZZ

Α	Υ	www	ZZZ
A for PB free	Year	Working week assembly/packaging	Free choice

Dimensions

Figure 4 CTBGA81 9x9mm 0.8mm pitch





7 Ordering Information

Device ID	Version	Temperature Range	Package Type	Delivery Form
AS3517H-ECTP	V17	-20 to +85 °C	CTBGA81; 9x9mm package size, 0.8mm ball pitch	Tape & Reel DryPack
AS3517H-ECTS	V17	-20 to +85 °C	CTBGA81; 9x9mm package size, 0.8mm ball pitch	Tray DryPack



8 Absolute Maximum Ratings (Non-Operating)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device should be operated under recommended operating conditions.

Table 3 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Note
VIN_5V	5V pins	-0.5	7.0	V	Applicable for pins BVDD, BVDDH, BVDDC1, BVDDC2, BVDDC3, BVDDR, CHG_IN, VBUS
V _{IN_SW15}	15V pin	-0.5	17	V	Applicable for pin SW15
V _{IN_VSS}	Voltage difference at VSS terminals	-0.5	0.5	V	Applicable for pins CVSS3, CVSS15, CVSS1, CVSS2, VSSH, AVSS, DVSS
V _{IN_DVDD}	3.3V pins with diode to DVDD	-0.5	5.0 DVDD+0.5	V	Applicable for pins LRCK, SCLK, SDI, VPRG1, VPRG2, BATTEMP, ISINK, XIN32, XOUT32, XIN24, XOUT24, XIRQ, XRES, PWGD, Q32K, Q24M, HBT
VIN_xDVDD	pins with no diode to DVDD	-0.5	7.0V	V	Applicable for pins CSCL, CSDA, PWRUP
V _{IN_AVDD}	3.3V pins with diode to AVDD	-0.5	5.0 AVDD+0.5	V	Applicable for pins HPCM, HPGND, LOUT1L/R, LOUT2L/R, VREF, AGND, LIN1L/R, LIN2L/R, MIC1P/N, MIC2P/N, MIC1S, MIC2S
V_{IN_REG}	voltage regulator pins with diodes to BVDD	-0.5	5.0 BVDD+0.5	V	Applicable for pins AVDD, DVDD, PVDD1/2, CVDD1/2/3, UVDD
V_{IN_RVDD}	voltage regulator pin with diode to BVDD	-0.5	3.6 BVDD+0.5	V	Applicable for pins RVDD
V _{IN_BVDD}	pins with diode to BVDD	-0.5	7.0 BVDD+0.5	V	Applicable for pins HPR/L, CHG_OUT
I _{scr}	Input Current (latchup immunity)	-100	100	mA	Norm: JEDEC 17
ESD	Electrostatic Discharge HBM		+/-1	kV	Norm: JEDEC JESD22-A114C
Pt	Total Power Dissipation (all supplies and outputs)		1000	mW	BGA81, T _{amb} =70°C
Н	Humidity non-condensing	5	85	%	

Table 4 Soldering Conditions

Symbol	Parameter	Min	Max	Unit	Note
T _{body}	Package Body Temperature		260		Norm IPC/JEDEC J-STD-020C, reflects moisture sensitivity level only
T _{peak}	Solder Profile*	235	245	°C	
Dwell	Solder Frome	30	45	s	above 217 °C

^{*} austriamicrosystems AG strongly recommends to use underfill.



8.1 Operating Conditions

8.1.1 Supply Voltages

Table 5 Operating conditions for supply voltages

Symbol	Parameter	Min	Max	Unit	Note
BVDDx	Battery Supply Voltage BVDD, BVDDH, BVDDC1, BVDDC2, BVDDC3, BVDDR	3.0	5.5	V	
VBUS	USB VBUS Voltage	4.0	5.5	V	
CHG_IN	Charger Supply Voltage	4.5	5.5	V	
DVDD	Digital Supply Voltage	2.8	3.6	V	Digital Audio Supply Voltage (LDO2)
AVDD	Analogue Supply Voltage	2.8	3.6	V	Analog Audio Supply Voltage (LDO1)
AGND	Analogue Ground Voltage		AVDD/2		
V _{DELTA} -	Difference of Negative Supplies CVSS1, CVSS2, CVSS3, CVSS15, VSSH, AVSS, DVSS	-0.1	0.1	V	To achieve good performance, the negative supply terminals should be connected to low impedance ground plane.
V _{DELTA} +	Difference of Positive Supplies	-0.25	0.25	V	AVDD-DVDD

Table 6 Electrical Specification of other function blocks

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{POR_ON}	Power-on Reset Activation		2.15		V	Power-on Reset activation
	Level					level when DVDD
						decreases
V_{POR_OFF}	Power-on Reset Release		2.0		V	Power-on Reset release
	Level					when DVDD increases
V _{POR_HY}	Power-on Hysterisis		100		mV	
flrclk_wd	LRCLK Frequency	2	4.1	8	kHz	
	Watchdog					
ton_delay	Delay Time of pin PWRUP		10		ms	Minimum key press time
$V_{DO_{L}}$	Digital Output Driver			0.3	V	Pins XRES, XIRQ,
	Capability (drive LOW)					PWGD @ 8mA, SDO
V_{DO_H}	Digital Output Driver	2.6			V	Pins XRES, XIRQ @ 8mA,
	Capability (drive HIGH)					push/pull mode only, SDO
I _{PU}	Internal Pull-up Current		10		μA	Pins XRES, XIRQ, PWGD
	Source					
V_{PWRUP_L}	Digital Input Level LOW,			0.5	V	Pin PWRUP
	BVDD>3V					
V _{PWRUP_H}	Digital Input Level HIGH,	BVVD/3			V	Pin PWRUP
	BVDD>3V					
V _{PWRUP_H}	Digital Input Level HIGH,	1			V	Pin PWRUP
	BVDD<=3V					
RPWRUP	Internal Pull-down resistor		360		kΩ	Pin PWRUP
V _{DI_L}	Digital Input Level LOW		DVDD/2	0.42	V	Pin HBT, SDI, SCLK,
			*0.3			MCLK, LRCK
V _{DI_H}	Digital Input Level HIGH	1.02	DVDD/2		V	Pin HBT, SDI, SCLK,
			*0.7			MCLK, LRCK
I _{PD}	Internal Pull-down current		10		μA	Pin HBT
	source					
f _{CLK}	Audio Clock Frequency	8		48	kHz	LRCK according to
						streamed audio data



8.1.2 Operating Currents

Table 7 Supply currents

Symbol	Parameter	Тур	Max	Unit	Note
Інрн	Headphone current from BVDDH	1		mA	quiescent current, no load
IDAC->HP	DAC playback current	6.4		mA	no load, including PMU
I _{Line->HP}	Line Input playback current	1.9		mA	no load, including PMU

8.1.3 Temperature Range

Table 8 Temperature Range

Symbol	Parameter	Min	Тур	Max	Unit	Note
T _{amb}	Operating temperature range	-20	25	85	°C	
Tj	Junction temperature range	0		110	°C	
R _{th}	Thermal Resistance		39		°C/W	For CTBGA81 package



8.1.4 Audio Specification

Table 9 Audio Parameters

Symbol	Parameter	Min	Тур	Max	Unit	Note
DAC Inpu	t to Line Output					
FS	Full Scale Output		0.97		V _{RMS}	1kHz FS input
SNR	Signal to Noise Ratio		91		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		88		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-90		dB	1kHz FS input
SINAD	Signal to Noise and Distortion		85		dB	A-weighted, 1kHz FS input
Line Input	to Line Output			l	1	1
FS	Full Scale Output		0.96		V _{RMS}	1kHz 1V _{RMS} (FS) input
SNR	Signal to Noise Ratio		92		dB	A-weighted, no load,
TUD	T. (11)		0.0		I.D.	silence input
THD	Total Harmonic Distortion		-90		dB	1kHz 1V _{RMS} (FS) input
SINAD	Signal to Noise and Distortion		86		dB	A-weighted, 1kHz FS input
CS	Channel Separation		89		dB	
DAC Inpu	t to HP Output					
FS	Full Scale Output		0.895		V _{RMS}	R _L = 32Ω
			0.89		V _{RMS}	R _L = 16Ω
SNR	Signal to Noise Ratio		94		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		90		dB	A-weighted, no load, -60dB FS 1kHz input
THD	Total Harmonic Distortion		-95		dB	no load, 1kHz FS input
טחו	Total Harmonic Distortion		-95 -75		dВ	
			-15		uв	Pout=20mW, R_L = 32 Ω , f=1kHz FS input
			-69	-60	dB	Pout=40mW, R_L = 16 Ω , f=1kHz FS input
SINAD	Signal to Noise and		91		dB	A-weighted, no load, 1kHz
	Distortion		70		ID.	FS input
			73		dB	A-weighted, Pout=20 mW, R_L = 32 Ω , f=1kHz FS input
			68		dB	A-weighted, Pout=40mW,
			00		ub	$R_L = 16\Omega$, $f = 1$ kHz FS input
CS	Channel Separation		74		dB	$R_L = 32\Omega$
00	Chambre Coparation		68		dB	$R_L = 16\Omega$
I ine Innut	to HP Output		1 00		1 45	11/2 - 1022
FS FS	Full Scale Output	1	0.875		V _{RMS}	$R_L = 32\Omega$, 1kHz 1V _{RMS} (FS)
13	Tuli Scale Sulput					input
			0.87		V _{RMS}	R_L = 16 Ω , 1kHz 1V _{RMS} (FS) input
SNR	Signal to Noise Ratio		95		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		95		dB	A-weighted, no load, -60dB FS 1kHz (FS) input
THD	Total Harmonic Distortion		-91		dB	no load, 1kHz 1V _{RMS input}
			-75		dB	Pout=20mW, R=32Ω, 1kHz 1V _{RMS} (FS) input
			-70	-60	dB	Pout=40mW, R=16Ω, 1kHz
						1V _{RMS} (FS) input
SINAD	Signal to Noise and		87	<u> </u>	<u> </u>	A-weighted, no load, 1kHz



Symbol	Parameter	Min	Тур	Max	Unit	Note
			74		dB	A-weighted, Pout=20mW,
						R=32 Ω , 1kHz 1V _{RMS} (FS)
						input
			68		dB	A-weighted, Pout=40mW,
						R=16 Ω , 1kHz 1V _{RMS} (FS)
						input
CS	Channel Separation		75		dB	R _L = 32Ω
			70		dB	$R_L = 16\Omega$
MIC Input	to Line Output	•		•		
FS	Full Scale Output		0.97		V _{RMS}	1kHz FS input
SNR	Signal to Noise Ratio		81		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		83		dB	A-weighted, no load,
						-60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 27mV _{RMS} (-3dB FS)
						input
SINAD	Signal to Noise and		75		dB	A-weighted, 1kHz 27mV _{RMS}
	Distortion					(-3dB FS) input
Line Input	to ADC Output					
SNR	Signal to Noise Ratio		90		dB	A-weighted, no load,
						silence input
DR	Dynamic Range		90		dB	A-weighted, no load,
						-60dB FS 1kHz input
THD	Total Harmonic Distortion		-78		dB	1kHz 1V _{RMS} (-3dB FS)
						input
SINAD	Signal to Noise and		78		dB	A-weighted, 1kHz 1V _{RMS} (-
	Distortion					3dB FS) input



9 Detailed Functional Description

9.1 Audio Functions


9.1.1 Audio Line Inputs (2x)

General


The chip features includes two identical line inputs. The blocks can work in mono differential, 2x mono single ended or in stereo single ended mode.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each and MUTE. The gain can be set from –34.5dB to +12dB. The stage is set to mute by default. If the line input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.


Figure 5 Line Inputs



Stereo Mode



Mono Differential Mode



Mono Single Ended Mode



Parameter

Table 10 Line Input Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{LIN}	Input Signal Level		1.0		VPEAK	Pls observe gain settings.
						Max. peak levels at any
						node within the circuit shall
						not exceed AVDD
RLIN	Input Impedance		20-100		kΩ	depending on gain setting
Δ_{RLIN}	Input Impedance Tolerance		±15		%	
CLIN	Input Capacitance		5		pF	
ALIN	Programmable Gain	-34.5		+12	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain
						steps
	Gain Step Accuracy		±0.25		dB	
ALINMUTE	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C, fs=48kHz unless otherwise mentioned

Register Description

Table 11 Line Input Related Register

Name	Base	Offset	Description
LINE_IN1_R	2-wire serial	0Ah	Right Line Input 1 settings
LINE_IN1_L	2-wire serial	0Bh	Left Line Input 1 settings
LINE_IN2_R	2-wire serial	0Ch	Right Line Input 2 settings
LINE_IN2_L	2-wire serial	0Dh	Left Line Input 2 settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line Inputs have to be enabled in register 14h first before other settings in register 0Ah to 0Dh can be programmed.




9.1.2 Microphone Inputs (2x)

General

The AFE offers two microphone inputs and 2 low noise microphone voltage supply (microphone bias), voice activation, microphone connect detection and push button remote control.

Figure 6 Microphone Input



Microphone Preamplifier and Gain Stage

Gain Stage & Limiter

The integrated pre-amplifier allows 3 preset gain settings. There is also a limiter which attenuates high input signals from e.g. electrete microphones signal to 1Vp. The AGC has 15 steps with a dynamic range of about 29dB. The AGC is ON by default but can be disabled by a microphone register bit.

Apart from the microphone pre-amplifier the microphone input signal can further be amplified with 32 @1.5dB programmable logarithmic gain steps and MUTE. All gains and MUTE are independently programmable. The gain can be set from -40.5dB to +6dB.

The stage is set to mute by default. If the microphone input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Supply & Detection

Each microphone input generates a supply voltage of 1.5V above HPHCM. The supply is designed for ≤2mA and has a 10mA current limit. In OFF mode the MICS terminal is pulled to AVDD with 30kOhm. A current of typically 50uA generates an interrupt to inform the CPU, that a circuit is connected. When using HPCM as headset ground the HP–stage gives the interrupt. After enabling the HP-stage through the CPU the microphone detection interrupt will follow.

When using the MICxS terminals as ADC-10 input to monitor external voltages the 30kOhm pull-up can be disabled.

Remote Control

Fast changes of the supply current of typically 500uA are detected as a remote button press, and an interrupt is generated. Then the CPU can start the measurement of the microphone supply current with the internal 10-bit ADC to distinguish which button was pressed. As the current measurement is done via an internal resistor, only two buttons generating a current of about 0.5mA and 1mA can be detected. With this 1mA as microphone bias is still available.

Voice Activation

Further a built-in voice activation comparator can actuate an interrupt if microphone input voltage of about 5mVRMS is detected.



Parameter

Table 12 Microphone Inputs Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
V _{MICIN} 0			40		mV_PEAK	AMICPRE = 28dB; AMIC = 0dB
V _{MICIN} 1	Input Signal Level		20		mV_PEAK	AMICPRE = 34dB; AMIC = 0dB
V _{MICIN} 2] [10		mV_PEAK	AMICPRE = 40dB; AMIC = 0dB
RMICIN	Input Impedance		15		kΩ	MICP, MICN to AGND
Δmicin	Input Impedance Tolerance		±15		%	
CMICIN	Input Capacitance		5		pF	
A _{MICPRE}	Microphone Preamplifier Gain		28		dB	Preamplifier has 3
			34		dB	selectable (fixed) gain
			40		dB	settings
Аміс	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Precision		±0.25		dB	
VMICLIMIT	Limiter Activation Level		1		V _{PEAK}	
Amiclimit	Limiter Gain Overdrive		15*2		dB	
tattack	Limiter Attack Time		50		µs/6dB	
tdecay	Limiter Decay Time		120		ms/6dB	
Амісмите	Mute Attenuation		100		dB	
VMICSUP	Microphone Supply Voltage		2.9		V	
Тмісмах	Max. Microphone Supply Current		10		mA	microphones nominally need a bias current of 0.5mA-1mA
Vnoise	Microphone Supply Voltage Noise		5		μV	
IMICDET	Microphone Detection Current		50		μA	
IREMDET	Max. Remote Detection Current		500		μΑ	

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

Table 13 Microphone Related Register

Name	Base	Offset	Description
MIC1_R	2-wire serial	06h	Right Microphone Input 1 volume settings, AGC control
MIC1_L	2-wire serial	07h	Left Microphone Input 1 volume settings, MIC 1 supply control
MIC2_R	2-wire serial	08h	Right Microphone Input 2 volume settings, AGC control
MIC2_L	2-wire serial	09h	Left Microphone Input 2 volume settings, MIC 2 supply control
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	24h	Interrupt settings for microphone voice activation
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for microphone detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for remote button press detection

Microphone inputs have to be enabled in register 14h first before other settings in register 06h to 09h can be programmed.



9.1.3 Audio Line Outputs (2x)

General


The line outputs are designed to provide the audio signal with typical $1V_{PEAK}$ at a load of minimum $10k\Omega$, which is a minimum value for line inputs. If the limiters (N20/N21) are deactivated the peak output voltage is $1.45V_{PEAK}$. The load however can decrease to 640hm. In addition these line output can be configured as mono differential to drive $1V_{PEAK}$ @ 32Ω load (e.g. an earpiece of a mobile phone).


This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -40.5dB to +6dB. A zero cross detection allows to control the actual execution of new gain settings.

If the line output is not enabled, the volume settings are set to their default values. Changing of volume and mute control can only be done after enabling the output.

If using the output in mono differential mode, the volume setting for the right channel should be set to 0dB.

Figure 7 Line Output





Stereo Mode

Mono Differential Mode (please observe that gain of right channel amplifier has to best to 0dB)

Parameter

Table 14 Line Output Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Note
R _{L_L0}	Load Impedance (Stereo Mode)	64			Ω	line inputs nominally have $10k\Omega$
C _{L_L0}	Load Capacitance (Stereo Mode)			100	pF	
A _{LO}	Programmable Gain	-40.5		+6	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain steps
	Gain Step Accuracy		±0.25		dB	
ALOMUTE	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

Table 15 Line Output Related Register

Name	Base	Offset	Description
LINE_OUT1_R	2-wire serial	00h	Right Line Output 1 volume settings, MUX control
LINE_OUT1_L	2-wire serial	01h	Left Line Output 1 volume settings
LINE_OUT2_R	2-wire serial	04h	Right Line Output 2 volume settings, MUX control
LINE_OUT2_L	2-wire serial	05h	Left Line Output 2 volume settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line output have to be enabled in register 14h first before other settings in register 00h and 01h can be programmed.




9.1.4 Headphone Output


General

The headphone output is designed to provide the audio signal with 2x40mW @ 16Ω or 2x20mW @ 32Ω , which are typical values for headphones. If the limiters (N20/N21) are disabled a maximum output of 2x60mW@ 16Ω or 2x30mW@ 32Ω can be achieved.

This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 43.43dB to +1.07dB. A zero cross detection allows to control the actual execution of new gain settings.

Figure 8 Headphone Output





Headphones connected via decoupling capacitors

Headphones connected to Phantom Ground (Common Mode)

Phantom Ground

There are 2 ways to connect a headphone to the AFE. In order to spare the bulky ac/dc decoupling capacitors at pins HPR/HPL a buffered ground (Phantom Ground) is provided. This Common Mode Buffer needs to be switched on if utilized. If form factor considerations are less stringent, the headphones can be conventionally connected via 2x100µF capacitors.


No-Pop Function

The output is automatically set to mute when the output stage is disabled.

To avoid Pop-Click noise during power-up and shut-down of the headphone amplifier, a charge/discharge control of HPGND (0V-1.45V-0V) at pins HPR/HPL is incorporated into the AFE. The 100nF capacitor at pin HPGND is used to form the charge/discharge slope. Pls observe that pin HPGND is a high impedance node which must not be connected to any other external device than the 100nF buffer capacitor. To avoid Pop-Click noise one has to wait for 150ms in between a power-down (switch-off) and a power-up (switch-on) of the headphone amplifier.

The output is automatically set to mute when the output stage is disabled.

Figure 9 HP POP-Click Suppression





Over-current Protection

The headphone amplifier has an over-current protection (e.g. HPR/HPL is shorted). This over-current protection will power the headphone amplifier down for a programmable timeout period (512ms, 256ms, 128ms). The current threshold is at 150mA for HPR/HPL and 300mA for HPCM. There is a corresponding interrupt available to be enabled.

Headphone Detection

When the headphone amplifier is powered down, one can detect the connection of a headset. It only work if the headset is connected between pins HPR/HPL and HPCM. As long as the headphone amplifier is powered down, HPCM is biased to 150mV and acting as the sense pin. There is a corresponding interrupt available to be enabled.

Power Save Options

To save power, especially when driving 32 Ohm loads, a reduction of the bias current can be selected. Together with switching off the phantom ground this gives 4 possible operating modes.

Table 16 Headphone Power-Save Options

HPCM_OFF	IBR_HPH	IDD_HPH (typ.)	Load
0	0	2.2mA	16 Ohm
1	0	1.5mA	16 Ohm
0	1	1.5mA	32 Ohm
1	1	1.0mA	32 Ohm

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Parameter

Table 17 Power Amplifier Block Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Note
R _{L_HP}	Load Impedance	16			Ω	stereo mode
C _{L_LO}	Load Capacitance			100	pF	stereo mode
РнР	Nominal Output Power		40mW			RL=16Ω, limiter enabled
			20mW			RL=32Ω, limiter enabled
P _{HP_MAX}	Max. Output Power		60mW			RL=16Ω
			30mW			RL=32Ω
A _{LO}	Programmable Gain	-45.5		+1	dB	
	Gain Steps		1.5		dB	discrete logarithmic gain
						steps
	Gain Step Accuracy		±0.25		dB	
	Over current limit		150		mA	HPR/HPL pins
			300		mA	HPCM pin
PSRRHP	Power Supply Rejection Ratio		90		dB	200Hz-20kHz, 720mVpp,
						RL=16Ω
A _{LOMUTE}	Mute Attenuation		100		dB	

BVDD = 3.3V, T_A= 25°C unless otherwise mentioned

Register Description

Table 18 Headphone Related Register

Name	Base	Offset	Description
HPH_OUT_R	2-wire serial	02h	Right HP Output volume and over-current settings
HPH_OUT_L	2-wire serial	03h	Left HP Output volume settings, enable and detection control
AudioSet_3	2-wire serial	16h	Power save options, common mode buffer
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for over current and HP detection



9.1.5 DAC, ADC and I2S Digital Audio Interface

Input

The AFE receives serialized audio data for the DAC via pin SDI. The output of the DAC is fed through a volume control to the mixer stage and to the multiplexers of line output and headphone amplifiers.

This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is input to the DAC digital filters. LRCLK (Left Right Clock) indicates whether the serial bit-stream received via pin SDI, represents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDI and LRCLK are synchronous with SCLK. SDI is an inputs; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDO is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 40.5dB to +6dB. The stage is set to mute by default. If the DAC input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Output

This block consists of an audio multiplexer where the signal, which should be recorded, can be selected. The output is then fed through a volume control to the 20 bit ADC. The digital output is done via an I2S interface.

The AFE sends serialized audio data from the ADC via pin SDO. This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCLK the alignment clock is signalled to the connected devices (e.g. CPU). LRCLK (Left Right Clock) indicates whether the serial bit-stream sent via pin SDI, presents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDO and LRCLK are synchronous with SCLK. SDO is an output; LRCLK and SCLK are either inputs or outputs depending on the master/slave operation mode. SDI is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from – 34.5dB to +12dB. The stage is set to mute by default. If the ADC output is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

The I2S output uses the same clocks as the I2S input. The sampling rate therefore depends also on the input sampling rate.


I2S Modes


The AFE can be operated either in Master Mode, Slave Mode or additionally in Slave Mode with the master clock directly signalled via pin PWGD (pin PWGD is multiplexed for I2S Direct Mode). The difference between Master and Slave Mode is whether the AFE or the externally attached decoder/encoder device is generating the interface clocks. The master clock (MCLK) is the necessary internal oversampling clock for the DAC and ADC (e.g. 256*fs, fs=audio sampling frequency).

Due to the internal structure left and right audio samples are exchanged in I2S Direct Mode.

In Slave Mode the PLL generates the master clock based on LRCLK. Thus the PLL needs to be preset to the expected sampling frequency. The ranges are 8kS-12kS (8kHz-12kHz) and 16kS-48kS (16kHz-48kHz). Please refer to register 0x1Dh.


Table 19 I2S Modes





Slave Mode, internal PLL of the AFE generates MCLK





Slave Mode with I2S direct, the master clock is signalled

via pin PWGD

Power Save Options

The bias current of the DAC block can be reduced in three steps down to 50% to reduce the power consumption.

Clock Supervision

The digital audio interface automatically checks the LRCLK. An interrupt can be generated when the state of the LRCLK input changes. A bit in the interrupt register represents the actual state (present or not present) of the LRCLK.

Signal Description

The digital audio interface uses the standard I2S format:

- left justified
- MSB first
- one additional leading bit

The first 18 bits are taken for DAC conversion. The on-chip synchronization circuit allows any bit-count up 32bit. When there are less than 18 bits sampled, the data sample is completed with "0"s. In I2S direct mode the data length has to be minimum 18 bits.

The ADC output is always 20 bit. If more SCLK pulses are provided, only the first 20 will be significant. All following bits will be "0".

SCLK has not to be necessarily synchronous to LRCLK but the high going edge has to be separate from LRCLK edges. The LRCK signal has to be derived from a jitter-free clock source, because the on-chip PLL is generating a clock for the digital filter, which has to be always in correct phase lock condition to the external LRCLK.

Please observe that in slave mode LRCLK has to be activated before enabling the ADC.

In Master Mode operation SCLK has 32 clock cycles for each sample word.

$$SCLK = \frac{MCLK}{4} = \frac{LRCLK * 256}{4} = LRCK * 64$$

Sample Rates

In Master Mode AS3517 allows programming various sample rates. The master clock is generated by the 12-24MHz oscillator. Sampling frequencies from 8kHz to 48kHz can be selected. For certain division ratios between master clock and sample ratio a certain deviation is system inherent.

$$LRCLK = f_{OSC} * \frac{1}{(PLLMode+1)*2} * \frac{1}{RD+2}$$

fosc	fsample (LRCK)	PLL-Mode	RD (Rate Divider)	Deviation
24MHz	48.00kS	1	123	0.00%
24MHz	44.10kS	1	134	0.04%
24MHz	32.00kS	1	186	-0.27%
24MHz	24.00kS	1	248	0.00%
24MHz	22.05kS	1	270	0.04%
24MHz	16.00kS	1	373	0.00%
24MHz	12.00kS	2	248	0.00%
24MHz	11.025kS	2	270	0.04%
24MHz	8.00kS	2	373	0.00%
fosc	fsample (LRCK)	PLL-Mode	RD (Rate Divider)	Deviation
16MHz	48.00kS	1	81	0.40%
16MHz	44.10kS	1	179	-0.33%
16MHz	32.00kS	1	123	0.00%
16MHz	24.00kS	1	165	-0.20%
16MHz	22.05kS	1	179	0.22%
16MHz	16.00kS	1	248	0.00%
16MHz	12.00kS	2	165	-0.20%
16MHz	11.025kS	2	179	0.22%
16MHz	8.00kS	2	248	0.00%
fosc	fsample (LRCK)	PLL-Mode	RD (Rate Divider)	Deviation
12MHz	48.00kS	1	61	-0.79%
12MHz	44.10kS	1	66	0.04%
12MHz	32.00kS	1	92	0.27%
12MHz	24.00kS	1	123	0.00%
12MHz	22.05kS	1	134	0.04%
12MHz	16.00kS	1	185	0.27%
12MHz	12.00kS	2	123	0.00%
12MHz	11.025kS	2	134	0.04%
12MHz	8.00kS	2	185	0.27%

Parameter

Figure 10 I2S Left Justified Mode




Figure 11 I2S Timing




Table 22 Audio Converter Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note
tsclk	SCLK Cycle Time	160			ns	
tsclkh	SCLK Pulse Width High	80			ns	
tsclkl	SCLK Pulse Width Low	80			ns	
T _{LRSU}	LRCLK Setup Time before	80			ns	
	SCLK rising edge					
T_{LRHD}	LRCLK Hold Time after SCLK	80			ns	
	rising edge					
t _{SDSU}	SDI setup time before SCLK	25			ns	
	rising edge					
t _{SDHD}	SDI hold time after SCLK	25			ns	
	rising edge					
tsdod	SDO Delay from SCLK falling			25	ns	
	edge					
tjitter	Jitter of LRCLK	-20		20	ns	internal PLL generates
						MCLK from LRCLK
I2S Direct						
Tscd	SCLK delay after MCLK	0.5		1.5	ns	
	rising edge					
T_LRD	LRLCK delay after SCLK	0.5		1.5	ns	
	rising edge					
tspsu	SDI setup time before SCLK	5			ns	
	rising edge					
tsdHD	SDI hold time after SCLK	5			ns	
	rising edge			4.5		
tsdod	SDO Delay from SCLK falling			15	ns	
	edge					
V _{I2SH}	SCLK, LRCLK, SDI, MCLK	1.02			V	DVDD/2*0.7
V12SH	High Input Level	1.02			V	UVUU/2*0./
V _{I2SL}	SCLK, LRCLK, SDI, MCLK			0.42	V	DVDD/2*0.3
VIZSL	Low Input Level			0.42	V	0.000/2 0.3
V _{SDOH}	SDO High Output Level	2.6			V	at 2mA
VSDOH	SDO Low Output Level	2.0		0.3	V	at 2mA
VISOH	SCLK, LRCLK, High Output	2.6		0.5	V	at 8mA master mode only
V 1250H	Level	2.0			v	at onin master mode only
Vizsol	SCLK, LRCLK, Low Output			0.3	V	at 8mA master mode only
V 125UL	Level			0.5	l ,	at only master mode only

BVDD=3.3V, Ta=25°C, Slave Mode, fs=48kHz, MCLK = 256*fs, unless otherwise specified



Register Description

Table 23 Audio Converter Related Register

Name	Base	Offset	Description
DAC_R	2-wire serial	0Eh	DAC input volume settings
DAC_L	2-wire serial	0Fh	DAC input volume settings
ADC_R	2-wire serial	10h	ADC output volume settings, source multiplexer settings
ADC_L	2-wire serial	11h	ADC output volume settings
128	2-wire serial	1Eh	I2S master mode settings
I2S_PLL_OSC	2-wire serial	1Dh	I2S master mode and PLL settings
AudioSet_1	2-wire serial	14h	Enable/disable ADC
AudioSet_2	2-wire serial	15h	Enable/disable DAC and power save options
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	25h	Interrupt settings for LRCK changes

DAC and ADC have to be enabled in register 14h first before other settings in register 0Eh to 11h can be programmed.



9.1.6 Audio Output Mixer

General

The mixer stage sums up the audio signals of the following stages

- Microphone Input 1 & 2 (stereo microphone)
- Line Input 1
- Line Input 2
- Digital Audio Input (DAC)

The mixing ratios have to be with the volume registers of the corresponding input stages. Please be sure that the input signals of the mixer stage are not higher than 1Vp. If summing up several signals, each individual signal has of course to be accordingly lower. This shall insure that the output signal is also not higher than 1Vp to get a proper signal for the output amplifier.

This stage features an automatic gain control (AGC), which automatically avoids clipping.

Register Description

Audio Mixer Related Register

Name	Base	Offset	Description
AudioSet_2	2-wire serial	15h	Enable/disable mixer stage and AGC
AudioSet_3	2-wire serial	16h	Enable/disable DAC, MIC or Line Inputs to mixer stage



9.1.7 2-Wire-Serial Control Interface

General

There is an I2C slave block implemented to have access to 64 byte of setting information.

The I2C address is: Adr_Group8 - audio processors

- 8Ch write
- 8Dh read

Protocol

Table 24 I2C Symbol Definitions

Symbol	Definition	R/W (AS3517 Slave)	Note	
S	Start condition after stop	R	1 bit	
Sr	Repeated start	R	1 bit	
DW	Device address for write	R	1000 1100b (8Ch)	
DR	Device address for read	R	1000 1101b 8Dh)	
WA	Word address	R	8 bit	
Α	Acknowledge	W	1 bit	
N	No Acknowledge	R	1 bit	
reg_data	Register data/write	R	8 bit	
data (n)	Register data/read	W	8 bit	
Р	Stop condition	R	1 bit	
WA++	Increment word address internally R During acknow			
	AS3517 (=slave) receives data			
	AS3517 (=slave) transmits data			

Figure 12 Byte Write





Figure 13 Page Write




Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

Figure 14 Random Read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.


In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 15 Sequential Read



Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behaviour of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 16 Current Address Read



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.



Parameter

Figure 17 I2C timing




Table 25 I2C Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{CSL}	CSCL, CSDA Low Input Level	0	-	0.87	V	(max 30%DVDD)
Vcsh	CSCL, CSDA High Input Level	2.03	-	5.5	V	CSCL, CSDA (min 70%DVDD)
HYST	CSCL, CSDA Input Hysteresis	200	450	800	mV	
Vol	CSDA Low Output Level	-	-	0.4	V	at 3mA
Tsp	Spike insensitivity	50	100	-	ns	
T _H	Clock high time	500			ns	max. 400kHz clock speed
TL	Clock low time	500			ns	max. 400kHz clock speed
Tsu		250	-	-	ns	CSDA has to change Tsetup before rising edge of CSCL
Тно		0	-	-	ns	No hold time needed for CSDA relative to rising edge of CSCL
TS		200	-	-	ns	CSDA H hold time relative to CSDA edge for start/stop/rep_start
T_{PD}			50		ns	CSDA prop delay relative to lowgoing edge of CSCL

DVDD =2.9V, T_{amb}=25°C; unless otherwise specified

9.2 Power Management Functions


9.2.1 Low Drop Out Regulators

General

These LDO's are designed to supply sensitive analogue circuits, audio devices, AD and DA converters, micro-controller and other peripheral devices. The design is optimised to deliver the best compromise between quiescent current and regulator performance for battery powered devices.

Stability is guaranteed with ceramic output capacitors of $1\mu F$ +/-20% (X5R) or $2.2\mu F$ +100/-50% (Z5U). The low ESR of these caps ensures low output impedance at high frequencies. Regulation performance is excellent even under low dropout conditions, when the power transistor has to operate in linear mode. Power supply rejection is high enough to suppress high ripple on the battery at the output. The low noise performance allows direct connection of noise sensitive circuits without additional filtering networks. The low impedance of the power device enables the device to deliver up to 150mA even at nearly discharged batteries without any decrease of performance.

Figure 18 LDO Block Diagram



LDO₁

This LDO generates the analog supply voltage used for the AFE itself.

- Input voltage is BVDD
- Output voltage is AVDD (typ. 2.9V)
- Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, 200mA_{max}. It supplies the analog part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the sensitive AVDD supply pin.

LDO₂

This LDO generates the digital supply voltage used for the AFE itself.

- Input Voltage is BVDD
- Output Voltage is DVDD (typ. 2.9V)
- Driver strength: 200mA

It is set to a fixed output voltage of 2.9V, 200mA_{max}. It supplies the digital part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the DVDD supply pin but is not as critical as AVDD.

LDO3 & LDO4

These LDO can used to generate the periphery voltage for the digital processor or other external components (e.g. ext. DAC, USB-PHY, SD-Cards, NAND-Flashes, FM-Tuner ...)

- Input Voltage BVDD
- Output Voltage is PVDD1 & PVDD2 (1.2 to 3.5V)
- Default value at start-up is defined by VPROG1 and VPROG2 pins
- Driver strength: 200mA



Parameter


Table 26 LDOs Block Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Ron	On resistance			1	Ω	
PSRR	Davis and a significant and a		70		dB	f=1kHz
FORK	Power supply rejection ratio		40		dB	f=100kHz
loff	Shut down current		100		nA	
I _{VDD}	Supply current		50		μA	without load
Noise	Output noise		50		μV_{rms}	10Hz < f < 100kHz
t start	Startup time		200		μs	
V_{out_tol}	Output voltage tolerance	-50		50	mV	
			<1		mV	LDO1, Static
$V_{LineReg}$	Line regulation		<10		mV	LDO1, Transient;Slope:
					.,	t _r =10µs
V _{LoadReg}	Load regulation		<1		mV	LDO1, Static
			<10		mV	LDO1, Transient;Slope:
						t _r =10µs
ILIMIT	Current limitation		400		mA	LDO1, LDO2, LDO3, LDO4

BVDD=4V; I_{LOAD}=150mA; T_{amb}=25°C; C_{LOAD} =2.2µF (Ceramic); unless otherwise specified


Figure 19 Typical Performance Characteristics

Load regulation



transient load: 1mA - 100mA slope: 1µs


Output noise




Output load: 150mA



Load Regulation



Load Regulation



output load: 10mA transient input voltage ripple: 500mV

output load: 150mA transient input voltage ripple: 500mV

Register Description

Table 27 LDO Related Register

Name	Base	Offset	Description
PMU PVDD1	2-wire serial	17h-1	PVDD1 (LDO3) control and voltage settings
PMU PVDD2	2-wire serial	17h-2	PVDD2 (LDO4) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-1, 17h-2




9.2.2 DCDC Step-Down Converter (3x)

General

These converters are meant to convert the battery voltage down to voltages which fit to the core and peripheral supply voltage requirements for microprocessors.

- Input Voltage BVDDC1, BVDDC2 & BVDDC3 (usually connected to the battery)
- Output Voltage CVDD1, CVDD2 & CVDD3
- output voltage levels can be programmed independently form 0.65V to 3.4V
- the default value at start-up is defined by VPROG1 and VPROG2 pins
- driver strength 250mA (500mA for DCDC 3)

Figure 20 DCDC Step-Down Block Diagram



Functional Description

The step-down converter is a high efficiency fixed frequency current mode regulator. By using low resistance internal PMOS and NMOS switches efficiency up to 97% can be achieved. The fast switching frequency allows using small inductors, without increasing the current ripple. The unique feedback and regulation circuit guarantees optimum load and line regulation over the whole output voltage range, up to an output current of 250mA, with an output capacitor of only $10\mu F$. The implemented current limitation protects the DCDC and the coil during overload condition.

To achieve optimised performance in different applications, adjustable settings allow to compromise between high efficiency and low input, output ripple:

Low ripple, low noise operation:

In this mode there is no minimum coil current necessary before switching off the PMOS. As result, the ON time of the PMOS will be reduced down to tmin_on at no or light load conditions, even if the coil current is very small or the coil current is inverted. This results in a very low ripple and noise, but decreased efficiency, at light loads, especially at low input to output voltage differences. Especially in the case of an inverted coil current the regulator will not operate in pulse skip mode.





Figure 21 -DCDC buck with disabled current force / pulse skip mode

1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

High efficiency operation:

In this mode there is a minimum coil current necessary before switching off the PMOS. As result, fewer pulses at low output loads are necessary, and therefore the efficiency at low output load is increased. On the other hand the output voltage ripple increases, and the noisy pulse skip operation is on up to a higher output current.

Figure 22 -DCDC buck with enabled current force / pulse skip mode



1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

It's also possible to switch between these two modes dynamically during operation:

100% PMOS ON mode for low dropout regulation:

For low input to output voltage difference the DCDC converter can use 100% duty cycle for the PMOS transistor, which is then in LDO mode. This feature is enabled if the output voltage drops by more than 4%.




Parameter


Table 28 DCDC Buck Typical Performance Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
VIN	Input voltage	3.0		5.5	V	BVDD
Vouт	Regulated output voltage	0.65		3.4	V	
V _{OUT_tol}	Output voltage tolerance	-50		50	mV	
ILOAD	Maximum Load current		250		mA	DCDC 1&2
ILOAD	Maximum Load current		500		mA	DCDC 3
	Current limit		450		mA	DCDC 1&2
ILIMIT	Current limit		800		mA	DCDC 3
Б	P-Switch ON resistance		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
R _{PSW}	P-Switch ON resistance		0.34	0.7	Ω	BVDD=3.0V; DCDC 3
Б	N. Conitale ON maniatana		0.5	0.7	Ω	BVDD=3.0V; DCDC 1&2
R _{NSW}	N-Switch ON resistance		0.37	0.7	Ω	BVDD=3.0V; DCDC 3
fsw	Switching frequency		1.2		MHz	
fswsc	Switching frequency		0.6		MHz	in shortcut case
Cout	Output capacitor		10		μF	Ceramic, +/- 10% tolerance
Lx	Inductor	3.3		4.7	μH	+/- 10% tolerance
ηeff	Efficiency		97		%	lout=100mA, Vout=3.0V
			220		μΑ	Operating current without load
I _{VDD}	Current consumption		100			Low power mode current
			0.1			Shutdown current
tmin_on	Minimum on time		80		ns	
t _{MIN_OFF}	Minimum off time		40		ns	
V _{LineReg}	Line regulation		2		mV	Static
			10		mV	Transient; Slope: t _r =10µs, 100mV step, 200mA load
V _{LoadReg}	Load regulation		5		mV	Static
			50		mV	Transient; Slope: t _r =10µs, 100mA step


BVDD=3.6V; T_{amb}=25°C; unless otherwise specified


Figure 23 DCDC Step-down Performance Characteristics




















Table 29 DCDC Buck Related Register

Name	Base	Offset	Description
PMU CVDD1	2-wire serial	17h-3	CVDD1 (DCDC1) control and voltage settings
PMU CVDD2	2-wire serial	17h-4	CVDD2 (DCDC2) control and voltage settings
PMU CVDD3	2-wire serial	17h-5	CVDD2 (DCDC2) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-3, 17h-4




9.2.3 Charger

General

This block can be used to charge a 4V Li-lo accumulator. It supports constant current and constant voltage charging modes with adjustable charging currents (50 to 400mA) and maximum charging voltage (3.9 to 4.25V).

Figure 24 Charger States



Trickle Charge

If BVDD is below 3V in systems where the battery is not separated from BVDD, the charger goes automatically in trickle charge mode with 50mA charging current and 3.9V endpoint voltage. In this mode charging current and voltage are not precise, but provide a charger function also for deep discharged batteries. The temperature supervision is not enabled in trickle charge mode.

As soon as BVDD reaches 3V the AFE switches on and starts-up the regulators with the power-up sequence selected by pins VPRG1 and VPRG2. Afterwards the CPU can set the modes and the charging currents via the 2-wire serial interface.

If the battery (CHGOUT) voltage is below 2.9V the charging current cannot be set higher than 50mA, also when using a battery separation circuit to supply the AFE (BVDD) from USB or another voltage source.

Temperature Supervision

This charger block also features a 15uA supply for an external 100k NTC resistor to measure the battery temperature while charging. If the temperature is too high (>45°C), an interrupt can be generated. If the battery temperature drops below 42°C the charger will start charging again. The temperature supervision is not enabled in trickle charge mode.

If the NTC resistor does not have $100k\Omega$ its value can be corrected with a resistor in series or in parallel.



Parameter

Table 30 Charger Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
ICHG_trick	Charging Current	37	68	111	mΑ	BVDD<=3V, CHGIN = 5.5V
	(trickle charge)	17	32	55	mΑ	BVDD<=3V, CHGIN = 4.0V
V _{CHG_trick}	Charger Endpoint Voltage (trickle	0.70*	0.72*	0.74*	V	BVDD<=3V, CHGIN = 4.4V
	charge)	CHGIN	CHGIN	CHGIN		
I _{CHG} (0-7)	Charging Current	I _{NOM}	Inom	I _{NOM}	mA	BVDD > 3V
		-20%		+20%		
V _{CHG} (0-7)	Charging Voltage	V _{NOM}	V _{NOM}	V _{NOM}	V	BVDD > 3V, end of charge is true
		-50mV		+30mV		
Von_abs	Charger On Voltage IRQ		3.1	4.0	٧	BVDD = 3V
Von_rel	Charger On Voltage IRQ		170	240	mV	CHGIN-CHGOUT
V _{OFF_REL}	Charger Off Voltage IRQ	40	77		mV	CHGIN-CHGOUT
VBATEMP_ON	Battery Temp. high level (45°C)		610		mV	BVDD >3V
VBATEMP_OFF	Battery Temp. low level (42°C)		700		mV	BVDD >3V
I _{CHG_OFF}	End Of Charge current level	5%	10%	15%	mΑ	BVDD >3V
		I _{NOM}	I _{NOM}	I _{NOM}		
I _{REV_OFF}	Reverse current shut down		<1		uA	BVDD = 5V, CHGIN open

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Table 31 Charger Related Register

Name	Base	Offset	Description
CHARGER	2-wire serial	22h	Charger voltage, current and temp. supervision control
IRQ_ENRD_2	2-wire serial	25h	Enable/disable EOC and battery over-temperature interrupt Read out charger status




9.2.4 15V Step-Up Converter

General

The integrated Step-Up DC/DC Converter is a high efficiency current-mode PWM regulator, providing an output voltage up to 15V. A constant switching-frequency results in a low noise on supply and output voltages. When using an additional transistor the output voltage can be up to 25V to drive 6 white LED in series.

It has an adjustable sink current (1.25 to 37.5mA) to provide e.g. dimming function when driving white LEDs as back-light.

Figure 25 DCDC15 Block Diagram



Parameter

Table 32 15V Step-Up Converter Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Vsw	High Voltage Pin	0		15	V	Pin SW15
I _{VDD}	Quiescent Current		140		μA	Pulse Skipping mode
V_{FB}	Feedback Voltage, Transient	0		5.5	V	Pin ISINK
V _{FB}	Feedback Voltage, during Regulation	0.65	0.83	1.0	V	Pin ISINK
Isw_max	Current Limit	350	510	750	mA	V15_ON = 1
Rsw	Switch Resistance		0.85	1.54	Ω	V15_ON = 0
ILOAD	Load Current	0		45	mA	@ 15V output voltage
VPULSESKIP	Pulse-skip Threshold	1.2	1.33	1.5	V	Voltage at pin ISINK, pulse skips are introduces when load current becomes too low.
Fin	Fixed Switching Frequency	0.5	0.55	0.6	MHz	
Соит	Output Capacitor		1		μF	Ceramic
	I _{LOAD} > 20mA	17	22	27	μΗ	Use inductors with small CPARASITIC
L (Inductor)						(<100pF) for high efficency
	I _{LOAD} < 20mA	8	10	27		
t _{MIN_ON}	Minimum On-Time	90		180	ns	Guaranteed per design
MDC	Maximum Duty Cycle	85	91	98	%	Guaranteed per design

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Figure 26 15V Step-Up Performance Characteristics




Table 33 15V Step-Up Related Register

Name	Base	Offset	Description
DCDC15	2-wire serial	1Bh	DCDC15 current and dimming control



9.2.5 USB VBUS Supply

The VBUS voltage converter consists out of a charge pump and a DCDC converter. These 2 blocks share common pins. The charge pump (CP) and is used as USB-OTG (on the go) supply (5V/8mA) and the DCDC step-up converter provides the USB-HOST supply (5V/500mA). Depending on the external configuration either CP mode or DCDC mode is selected. Be aware that only one block can be used in one application. The following description shows how each block operates and how the circuit should be configured.

Additional the USB VBUS generation block features a VBUS comparator to detect different VBUS levels thus complies to SRP (session request protocol) and HNP (host negotiation protocol).


VBUS DCDC (USB Host Supply)

With the pin USBH_CSP connected to the battery voltage the mode USB-HOST mode is selected. This means the DCDC converter supplies 5V and up to 500mA.

For device safety an external PMOS switch is necessary in the case of a short-circuit condition on the VBUS pin. With this PMOS the device can shut off the path between battery and output. During start-up the PMOS switch will be opened very slowly by discharging his gate with a small current sink. Depending on the value of the Gate-Source Capacitance and the start-up time, different current values for the current sink can be programmed.

During start-up and operation the DCDC also monitors the current over the sense resistor. If the current limit will be reached during start-up the DCDC will generate an interrupt signal after 5.3usec de-bounce time. If this over-current condition is still present after 85µs the DCDC converter will be shut off by resetting its register. During start-up, however, an interrupt will be masked until pin USBH_PG is lower than 1V.

Figure 27 VBUS DCDC Block Diagram






VBUS Charge Pump (USB OTG Supply)

With the pin USBH_CSN and USBH_CSP connected to ground the USB-OTG mode is selected. In this mode the charge pump supplies 5V and 8mA. The charge pump uses the QLDO2 voltage as input and doubles its voltage with the help of the flying capacitor between CP_CP and CN_GEXT to its output VBUS. If the pulse skip bit is set in the related register, the charge pump switches to pulse skip mode for improved efficiency. Enabled pulse skip mode, however, compromises with a higher output voltage ripple.

Figure 28 VBUS CP Block Diagram



Parameter

Table 34 VBUS Generation Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Note		
CP Mode			1	•	'			
Ісроит	Output Current			8	mA	@ 4.7V output voltage		
I _{VDD}	Quiescent Current		600		μA			
VCPOUT	Output Voltage	4.7	5.0	5.3	V	C _{FLY} =100nF,I _{CPOUT} =08mA		
Fin	Switching frequency		375		kHz			
CFLY	External flying capacitor		100		nF	ceramic, low ESR capacitor between CP_CP and CN_GEXT		
Cstore	External storage capacitor	1	2.2		uF	ceramic, low ESR capacitor between VBUS and VSS		
DCDC Mod	le							
I _{VDD}	Quiescent Current		140		μA	Pulse Skipping mode		
V _{Rsense_max}	Current Limit at R _{sense}		100		mV	e.g.: 1A for 0.1 Ohm sense resistor		
I _{LOAD}	Load Current	0		500	mA	@ 5V output voltage		
fin	Fixed Switching Frequency		750		KHz			
tmin_on	Minimum On-Time		130		ns			
MDC	Maximum Duty Cycle		91		%			
Соит	Output Capacitor		4.7		μF	Ceramic, +/-20%		
L	Inductor		10		μН	Use inductors with small CPARASITIC (<100pF) for high efficiency		
Nsw	NMOS switch					ON-resistance of external switching transistor max. 1Ω		
Psw	PMOS switch					ON-resistance of external PMOS transistor as low as possible, because of efficiency		
Rsense	Current Limit Sense Resistor		100		mΩ	e.g.: 1A for 0.1 Ohm sense resistor		

BVDD=3.3V, TA=25°C, unless otherwise specified

Figure 29 15V Step-Up Performance Characteristics




Table 35 USB VBUS Related Registers

Name	Base	Offset	Description
PMU VBUS	2-wire serial	1Ah	DCDC and CP control, VBUS comparator settings



9.3 SYSTEM Functions

9.3.1 SYSTEM

General

The system block handles the power up, power down and regulator voltage settings of the AFE.

Power Up Conditions

The chip powers up when on of the following condition is true:

- High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)
- Rising edge on the VBUS pin (USB plug in: >80ms, BVDD>3V, VBUS>4.5V)
- Rising edge on the CHGIN pin (charger plug in: >80ms, BVDD>3V, CHGIN>4.0V)
- Rising edge on the RTCSUP and consequently on RVDD pin (RTCSUP > 1.35V, BVDD >3V)
- RTC wake-up: The auto wake-up timer is internally connected to the Power-up and Hibernation Control block.

To hold the chip in power up mode the PWR_HOLD bit in the SYSTEM register (0x20h) is set.

Power Down Conditions

The chip automatically shuts off if one of the following conditions arises:

- Clearing the PWR_HOLD bit in SYSTEM register (0x20h)
- I2C watchdog power down(no serial reading for >1s, has to be enabled)
- Heartbeat watchdog via pin HBT(no watchdog reset via HBT pin for > 500ms, has to be enabled)
 Please note, that when using power-up sequence 16 to 25 no power down is performed but a reset puls (86us typ, 60us min) will be performed.
- BVDD drops below the minimum threshold voltage (<2.7V)
- LDO or step down converter output voltage drop below a programmable level (has to be enabled)
- Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)
- High signal on the PWR_UP pin for more than (>5.4s, >1V & >1/3 BVDD).
 With setting SD_TIME bit in register 24h the time can be doubled.



Start-up Sequence

The AFE offers 25 different power-up sequences. The specific start-up sequence can be selected via VPRG1 and VPROG2 pin. Each pin detects 5 logical input states which shall come from an external resistor divider network.

At first, LDO1 (AVDD) and LDO2 (DVDD) is powering up. This cannot be influenced with the selection of specific sequences below. LDO1 and LDO2 are necessary for the internal supply of the AFE.

After power-up sequence selected by pin VPRG1, all voltage settings and power on/off conditions of the described regulators can be programmed via the serial interface.

Table 36 Start-up Modes

#	VPRG2	VPRG1	DCD	C1	DCD	C2	DCD	C3	DCD	C4	DCD	C15	LD	О3	LD	O4	XRE	ES/
			CVD	D1	CVD	D2	CVDD3 \		VBU	JS	VL	ED	PVE	DD1	PVE	DD2	PW	GD
1	open	open	1,2V	3rd	3,3V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
2	open	vdd	1,2V	3rd	2,5V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
3	open	150k-vdd	1,2V	3rd	2,5V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
4	open	150k-vss	1,2V	3rd	1,8V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
5	open	vss	1,2V	3rd		Х		Х		Х		Х	3,3V	1st	2,5V	2nd	4th	8th
6	150k-vdd	open	1,5V	3rd	3,3V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
7	150k-vdd	vdd	1,5V	3rd	2,5V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
8	150k-vdd	150k-vdd	1,5V	3nd	2,5V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
9	150k-vdd	150k-vss	1,5V	3rd	1,8V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
10	150k-vdd	VSS	1,5V	3rd		Х		Х		Х		Х	3,3V	1st	2,5V	2nd	4th	8th
11	vdd	open	1,8V	3rd	3,3V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
12	vdd	vdd	1,8V	3rd	2,5V	2nd	3,3V	1st		Х		Х		Х		Х	4th	8th
13	vdd	150k-vdd	1,8V	3nd	2,5V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
14	vdd	150k-vss	1,8V	3rd	1,8V	2nd		Х		Х		Х	3,3V	1st		Х	4th	8th
15	vdd	VSS	1,8V	3rd		Х		Х		Х		Х	3,3V	1st	2,5V	2nd	4th	8th
16	vss	open	1,2V	1st	1,8V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
17	vss	vdd	1,2V	1st	1,8V	2nd	3,0V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
18	vss	150k-vdd	1,2V	1st	2,5V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
19	VSS	150k-vss	1,8V	1st	2,5V	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
20	VSS	VSS	1,8V	1st	3,3	2nd	3,3V	3rd	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
21	150k-vss	open	1,2V	3rd	1,8V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
22	150k-vss	vdd	1,2V	3rd	1,8V	2nd	3,0V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
23	150k-vss	150k-vdd	1,2V	3rd	2,5V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
24	150k-vss	150k-vss	1,8V	3rd	2,5V	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th
25	150k-vss	vss	1,8V	3rd	3,3	2nd	3,3V	1st	5,0V	5th	5mA	5th	3,0V	6th	3,0V	7th	*	8th

^{*...} in Special Mode the XRES is going High 85us (min 60us) after PwrUp key is released

x ... means that this regulator is not started with the start-up sequencer but has to be turned on by the 2-wire serial interface when needed.



Figure 30 Power Up Timing




Table 37 System Related Register

Name	Base	Offset	Description
SYSTEM	2-wire serial	20h	Watchdog and Over-temperature control, Power down enable
IRQ_ENRD_1	2-wire serial	24h	Enable/disable wake-up interrupts, set shut-down time
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt



9.3.2 Hibernation

General

Hibernation allows shutting down a part or the complete system. Hibernation can be terminated by every possible interrupt of the AFE. E.g. one can use the RTC for a time triggered wake-up. The interrupt has to be enabled before going to hibernation

Table 38 Hibernation Modes

Modes	VPRG2	Action	KeepBit	LDOs	DCDCs	VBUS	DCDC15V
1-15	VDD	Hib. with Default	OFF	OFF	OFF	OFF	OFF
	150k-	Cancel Hibernation	OFF	Default	Default	OFF	OFF
	VDD	Hib. with Modif Settings	OFF	OFF	OFF	No Change	No Change
	OPEN	Cancel Hibernation	OFF	As Before	As Before	No Change	No Change
		Hib. with Modif Settings	ON	No Change	No Change	No Change	No Change
		Cancel Hibernation	ON	No Change	No Change	No Change	No Change
16-25	VSS	Hib. with Default	OFF	OFF	OFF	Stays ON	OFF
	150k-	Cancel Hibernation	OFF	Default	Default	Default	Default
	VSS	Hib. with Modif Settings	OFF	OFF	OFF	No Change	OFF
		Cancel Hibernation	OFF	As Before	As Before	ON	As Before
		Hib. with Modif Settings	ON	No Change	No Change	No Change	No Change
		Cancel Hibernation	ON	No Change	No Change	No Change	No Change

[&]quot;Hibernation with Default" means that, the voltage of the power supply is determined by VPROG1 pin.

Figure 31 Hibernate Timing




Table 39 Hibernation Related Register

Name	Base	Offset	Description
PMU Hibernate	2-wire serial	17h-6	Hibernation control
PMU ENABLE	2-wire serial	18h	Enables writings to extended register 17h-6

[&]quot;Hibernation with Modified Settings" means, that the voltage of the power supply is controlled by register settings.



9.3.3 Supervisor

General

This supervisor function can be used for automatic detection of BVDD brown out or junction over-temperature condition.

BVDD Supervision

The supervision level can be set in 8 steps @ 60mV from 2.74 to 3.16V. If the level is reached an interrupt can be generated. If BVDD reaches 2.7V the AFE shuts down automatically.

Junction Temperature Supervision

The temperature supervision level can also be set by 5 bits (120 to -15°C). If the temperature reaches this level, an interrupt can be generated. The over-temperature shutdown level is always 20°C higher.

Power Rail Monitoring

The 4 main regulators have an extra monitor which measures the output voltage of the regulator. This power rail monitors are independent from the 10bit ADC. To activate these please see related registers.

Table 40 Supervisor Related Register

Name	Base	Offset	Description
SUPERVISOR	2-wire serial	21h	Battery and junction temperature supervision threshold levels
IRQ_ENRD_0	2-wire serial	23h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_1	2-wire serial	24h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_2	2-wire serial	25h	Enable/disable battery brown out interrupt
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt



9.3.4 Interrupt Generation

General

All interrupt sources can get enabled or disabled by corresponding bits in the 5 IRQ-bytes. By default no interrupt source is enabled.

The XIRQ output can get configured to be PUSH/PULL or OPEN_DRAIN and ACTIVE_HIGH or ACTIVE LOW with 2 bits in IRQ_ENRD_4 register (27h). Default state is open drain and active low.

IRQ Source Interpretation

There are 3 different modules to process interrupt sources:

LEVEL

The IRQ output is kept active as long as the interrupt source is present and this IRQ-Bit is enabled

EDGE

The IRQ gets active with a high going edge of this source. The IRQ stays active until the corresponding IRQ-Register gets read.

STATUS CHANGE

The IRQ gets active when the source-state changes. The change bit and the status can be read to notice which interrupt was the source. The IRQ stays active until the corresponding interrupt register gets read.

De-bouncer

There is a de-bounce function implemented for USB and CHARGER. Since these 2 signals can be unstable for the phase of plug-in or unplug, a de-bounce time of 512ms/256ms/128ms can be selected by 2 bits in the IRQ_ENRD_4 register (27h).

Interrupt Sources

18 IRQ events will activate the XIRQ pin:

- · headphone connected
- Microphone 1 connected
- Microphone 2 connected
- Microphone 1 remote control
- Microphone 2 remote control
- Voice activation threshold reached
- RTC sec/min elapsed
- 10bit ADC end of conversion
- I²S changed
- USB changed
- Charger changed
- End of charge (at 10% of programmed current)
- Battery temperature high (at 42°C and 45°C with 100kΩ NTC)
- RVDD low (e.g. after battery was changed)
- Battery low (Brown-out voltage reached)
- wake-up from hibernation
- power-up key (pin PWRUP) pressed
- power rail monitor: PVDD1, PVDD2, CVDD1, CVDD2



9.3.5 Real Time Clock

General

The real time clock block is an independent block, which is still working even when the chip is shut down. The only condition for this operation is that BVDDR has a voltage of above 1.0V. The block uses a standard 32kHz crystal that is connected to a low power oscillator. The total power consumption is typ. 12µA. (Q32k clock buffer not operating)

The RTC seconds counter is 32bit wide and can be programmed via the 2-wire serial interface. The RTC can deliver a seconds or minutes interrupt.

Another 23bit wide counter allows auto wake-up (max. after 96 days). This counter is internally connected to the power-up and hibernation control block.

The RTC voltage regulator (RVDD) further supplies a 128bit SRAM. It can be used to store settings or data before shutdown.

Clock adjustment

The RTC clock is adjustable in steps of 7.6ppm which allows the use of inexpensive 32kHz crystals. The nominal frequency shall be 32.768Hz. This frequency is divided down to 0.25Hz: f = 32.768 / (4*32*1024)

At the input of this divider one can add corrective counts, which allow to correct an inaccurate crystal in a range from –64 counts (=-488ppm) to +63 counts (=+480ppm):

fcorrected = fcrystal / [(4*32*1024)-64+RTC_TBC]

Table 41 RTC Related Register

Name	Base	Offset	Description
RTCV	2-wire serial	28h	RTC oscillator and counter enable
RTCT	2-wire serial	29h	RTC interrupt and time correction settings
RTC_0 to RTC_3	2-wire serial	2Ah to 2Dh	RTC time-base seconds registers
RTC_WakeUp	2-wire serial	19h	RTC wake-up settings and SDRAM access
IRQ_ENRD_2	2-wire serial	25h	Interrupt settings for RVDD under-voltage detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for getting a second or minute interrupt



9.3.6 10-Bit ADC

General

This general purpose ADC can be used for measuring several voltages and currents to perform functions like battery monitor, temperature supervision, button press detection, etc..

Input Sources

Table 42 ADC10 Input Sources

Nr.	Source	Range	LSB	Description	
0	CHGOUT	5.120V	5mV	check battery voltage of 4V Lilo accumulator	
1	BVDDR	5.120V	5mV	check RTC backup battery voltage (connected to BVDD inside the	
				package)	
2		5.120V	5mV	Source defined by DC_TEST in register 0x18	
3	CHGIN	5.120V	5mV	check charger input voltage	
4	VBUS	5.120V	5mV	check USB input voltage	
5	BatTemp	2.560V	2.5mV	check battery charging temperature	
6	MIC1S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage	
				measurement	
7	MIC2S	2.560V	2.5mV	check voltage on MIC1S for remote control or external voltage	
				measurement	
8	VBE_1uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor;	
				$Tj = 0.5*[ADC_bit0:bit9] - 565/2$	
9	VBE_2uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor;	
				$Tj = 0.5*[ADC_bit0:bit9] - 575/2$	
10	I_MIC1S	1.024mA typ.	2.0uA		
11	I_MIC2S	1.024mA typ.	2.0uA	check current of MIC2S for remote control detection	
12	RVDD	2.560V	2.5mV	check RTC supply voltage	
1315	Reserved	1.024V	1mV	for testing purpose only	

Reference

AVDD=2.9V is used as reference to the ADC. AVDD is trimmed to +/-20mV with over all precision of +/-29mV. So the absolute accuracy is +/-1%.

Parameter

Table 43 ADC10 Parameter

Symbol	Parameter	Min	Тур	Max	Unit	Notes
R _{DIV}	Input Divider Resistance	138k	180k	234k	Ω	CHGOUT, BVDDR, VBUS, CHGIN
ADCFS	ADC Full Scale Range	2.534	2.56	2.586	V	
Ratio1	Division Factor 1	0.198	0.2	0.202	1	CHGOUT, BVDDR, VBUS, CHGIN
Ratio2	Division Factor 2	0.396	0.4	0.404	1	RVDD, BATTEMP, MIC1S, MIC2S
Gain	ADC Gain Stage	2.475	2.5	2.525	V	
Tcon	Conversion Time	-	34	50	μs	
I_MIC _{FS}	I_MICS Full Scale Range	0.7	1.0	1.4	mA	

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Table 44 ADC10 Related Register

Name	Base	Offset	Description
ADC_0	2-wire serial	2Eh	ADC source selection, ADC result<9:8>
ADC_1	2 wire serial	2Fh	ADC result <7:0>
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for end of conversion interrupt
PMU_ENABLE	2-wire serial	18h	Extended ADC source selection



9.3.7 Unique ID Code (64 bit OTP ROM)

General

This fuse array is used to store a unique identification number, which can be used for DRM issues. The number is generated and programmed during the production process.

Table 45 UID Related Register

Name	Base	Offset	Description
UID_0 to UID_7	2-wire serial	38h to 3Fh	Unique ID register 0 to 7



Table 46 I2C Register Overview

00h	LINE_OUT1_R								D<0>
		ILO1 MUX E	}	_	LO1R_VOL				
		0:SUM_Stereo; 2:ADC_IN; 3:D/	1:SUM_MDiff		_	IUX_B to LOU	JT1R= (-40.5	idB +6dB)	
		0	0	0		0	0	0	0
01h	LINE_OUT1_L	-	MUTE_OFF	-	LO1L_VOL				
1			_J		Gain from M	IUX_B to LOU	JT1L= (-40.5	dB +6dB)	
		0	0	0	0	0	0	0	0
02h	HPH_OUT_R	HP_OVC_TO)	DAC_	HPR_VOL				
		0: 256ms; 1: 12 2: 512ms; (3: 0		DIRECT	Gain from M	UX_C to HPF	R= (-45.43dB	+1.07dB)	
		0	0	0	-	0	0	0	0
03h	HPH_OUT_L	MUTE_ON_	HP_ON	HPDET_ON		UX_C to HPI	= (-15 13dB	±1 07dB)	
		0	0	0	n Gaill Holli W	10 X_C 10 111 1	(-43.430D	+1.07ub)	10
04h	LINE_OUT2_R	-	-		LO2R_VOL	10	10	<u>lo</u>	10
0411	LINE_OUTZ_K	0: MIC1; 2: MIC 1:MIC1_MDiff; 3	2		_	IUX_D to LOI	JT2R= (-40.5	6dB +6dB)	
		0	0	0	0	0	0	0	0
05h	LINE_OUT2_L	-	MUTE_OFF	-	LO2L_VOL	•	•	•	•
1			L		Gain from M	UX_D to LOU	JT2L= (-40.5	dB +6dB)	
1		0	0	0	0	0	0	0	0
06h	MIC1_R	MIC1 AGC	PRE1_GAIN	•	M1R_VOL	•	•		•
		_OFF	0: 28dB; 1: 34d 2: 40dB		_	icAmp (N6) t	o Mixer (N15	(a) = (-40.5dB	+6.0dB)
		0	0	0	-	0	0	0	0
07h	MIC1_L	M1SUP	MUTE_OFF		M1L_VOL				
		_OFF	_E	OFF	Gain from M	icAmp (N6) t	o Mixer (N14	-) = (-40.5dB	+6.0dB)
		0	0	0	0	0	0	0	0
08h	MIC2_R		PRE2_GAIN 0: 28dB; 1: 34d 2: 40dB		M2R_VOL Gain from M	icAmp (N4) t	o Mixer (N12	e) = (-40.5dB	+6.0dB)
		0	0	0	0	0	0	0	0
09h	MIC2_L	M2SUP	MUTE_OFF	RDET2_	M2L_VOL				
		OFF	D	OFF	Gain from M	icAmp (N4) t	o Mixer In (N	N13)= (-40.5d	B +6.0dB)
1		0	0	0		0	0	0	0
0Ah	Line_IN1_R	-	-	MUTE_OFF	LI1R_VOL	•	•	•	•
				_B		IN1R to Mixe	r (N10)= (-34	.5dB +12d	B)
		0	0	0		0	0	0	0
0Bh	Line_IN1_L	LI1_MODE		MUTE_OFF	LI1L VOL	•	•		•
		00: SE_Sterep;	01: MonoDiff	G		IN11 to Mixer	· (N17)= (-34	.5dB +12d	B)
		10: SE_Mono	I.				. , ,		,
0.01	11. 11.0 5	0	0	0		0	0	0	0
0Ch	Line_IN2_R	-	-	MUTE_OFF					- `
				_C			r (N11)= (-34	.5dB +12d	
		0	0	0		0	0	0	0
0Dh	Line_IN2_L	LI2_MODE		MUTE_OFF	_				
		00: SE_Sterep; 10: SE_Mono	01: MonoDiff	_F	Gain from LI	IN2L to Mixer	· (N16)= (-34	.5dB +12d	В)
		0	0	0	-	0	0	0	0
0Eh	DAC_R	-	-	-	DAR_VOL				
					Gain from D	AC (N19) to	Mixer/MUX (1	N23)= (-40.5d	B +6dB)
		0	0	0	0	0	0	0	0
0Fh	DAC_L	-	MUTE_OFF	-	DAL_VOL				
			_H		Gain from D.	AC (N22) to	Mixer/MUX (1	N26) = (-40.5	dB +6dB)
		0	0	0		0	0	0	0
10h	ADC_R	ADC_MUX_A	Α	-	ADR_VOL				
		0: Stereo_Mic; 2: LineIN_2; 3:	1:LineIN_1			UX_A to ADO	C(N9) = (-34)	.5dB +12d	B)
			0	0	0	0	0	0	0



Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
11h	ADC_L	-	MUTE_OFF	-	ADL_VOL	l	<u> </u>		
	_		Α _		_	UX A to ADO	C(N18) = (-3.6)	4.5dB +12	dB)
		0	0	0	0	0	0	0	0
12h-1	OutContr1	DRIVE_PWG	GD.	MUX_PWGD)	DRIVE_Q32	K	MUX_Q32K	•
		0: 12mA OD; 1:	12mA PP	0: PWGD; 1: P\		0: 12mA PP; 1:		0: Q32K; 1: PW	
		2: 4mA PP; 3: 2		2: SPDIF; 3: PL	L clock	2: 4mA PP; 3: 2		2: SPDIF; 3: PL	
101 0	0.40.40.00	0	0	0	0	0	0	0	0
12h-2		DRIVE_Q24		MUX_Q24M		SPDIF_	SPDIF_	SPDIF_CNTI	
	DIF	0: 12mA PP; 1: 2: 4mA PP; 3: 2		0: Q24 1: PLL clock	COPY_OK	MCLK_INV	INVALID	0: OFF; 1: 32kS 2: 44.1kS; 3: 48	
		0	0	0	0	0	0	0	0
12h-3	PWM	PWM_	PWM CYCL	Ē	II -	1 -	II.	1 -	II -
		INVERTED	0: no pulses; D	ytyCycle = PWM	I_CYCLE * 0.393	37%			
		0	0	0	0	0	0	0	0
14h	AudioSet_1	ADC_R_ON	ADC_L_ON	LOUT2_ON	LOUT1_ON	LIN2_ON	LIN1_ON	MIC2_ON	MIC1_ON
		0	0	0	0	0	0	0	0
15h	AudioSet_2	BIAS_OFF	SUM_OFF	AGC_OFF	IBR_DAC		DAC_ON	-	
		0	0	0	0	0	0	0	0
16h	AudioSet_3	LIN1MIX_O	LIN2MIX_O	MIC1MIX_O	MIC2MIX_O	DACMIX_O	ZCU_OFF	IBR_HPH	HPCM_ON
		FF	FF	FF	FF	FF			
		0	0	0	0	0	0	0	0
17h-1	PMU PVDD1	LDO_PVDD	-	PROG_	VSEL_PVDD				
		1_OFF		PVDD1		/SEL*50mV (1.2		EV/)	
		0	0	0		V+(VSEL-10h)*1 10	00mv (2.0v - 3.	.5V)	0
17h-2	PMU PVDD2	LDO_PVDD	-	PROG_	VSEL PVDD	1.5	•	Į°	Ιο
=	1 1110 1 1 1 1 1 1 1	2_OFF		PVDD2					
		2_011		1 4882		V+(VSEL-10h)*1		.5V)	
		0	0	0	-	0	0	0	0
17h-3	PMU CVDD1	SKIP_OFF_		VSEL_CVDD					
		CVDD1	CVDD1	0h: OFF; 1h - 38h 0.6V+VSEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V))
		0	0	0	0	0	0	0	0
17h-4	PMU CVDD2	SKIP_OFF_		VSEL_CVDD		SEL*50mV → 0.65V - 3.40V; (38h - 3Fh 3.4V)			
		CVDD2	CVDD2						
17h F	PMU CVDD3	0 CKID OFF	0		-	0	0	0	0
17h-5	PINIO CVDD3	SKIP_OFF_		VSEL_CVDD		El *E0m\/ -> 0 6	E\/ 2 40\/· (20	h – 3Fh 3.4V	١
		CVDD3	CVDD3	011. 011, 111 - 3	ΙΛ	LL 30111V -2 0.0	0	0	0
17h-6	PMU Hibernate	_	KEEP_	KEEP_	KEEP_	KEEP_	KEEP	KEEP_	KEEP
1711-0	I MO IIIbelliate		PVDD2	PVDD1	VLED	VBUS	CVDD3	CVDD2	CVDD1
		0	0	0	0	0	0	0	0
18h	PMU Enable	-	DC_TEST	<u> </u>	<u> </u>	1.	PMU_WR_E	1	<u> </u>
1011	I MIO EMODIO			VDD; 2: DVDD;	3: PVDD1			12h-1 (PVDD1,	OutContr1)
				VDD1; 6; CVDD			2: prog 17h-2 /	12h-2 (PVDD2,	OutContr2)
								12h-3 (CVDD1,	
								CVDD2); 5: prog Hibernate); 0,7:	
		0	0	0	0	0	0. prog 1711-0 (0	0
19h	RTC_WakeUp	1st write/read	d: WAKEUP_	BYTE 1		11-	1.5	1 -	
	_ '	128s	64s	32s	16s	8s	4s	2s	1s
		2 nd write/rea	d: WAKEUP	BYTE_2					
		32ks	16ks	8ks	4ks	2ks	1ks	512s	256s
		3rd wirte/read	d: WAKEUP_	BYTE_3					
		EnableWakeup		2k*1ks	1k*1Ks	512ks	256ks	128ks	64ks
		4 th to 19 th wi		AM_128					
1Ah	USB_UTIL_DC	I_PMOS_GA	TE		DCDC_	VBUS_COM		VBUS_SKIP	VBUS_ON
	DC	0: 1μA; 1: 2μA		OFF	PMOS_OFF	0: 4.5V; 1: 3.18	SV	_ON	
		2: 3µA; 3: 4µA	Io.			2: 1.5V; 3: 0.6\			
1Dk	DCDC15	0	DIM DATE	0		0 1T	0	0	0
1Bh	DCDC15		DIM_RATE 0: no dimming;	1: 150ms	I_BACKLIGH 0 OFF	11			
		OWN	0: no aimming; 2: 300ms; 3: 50			rrent = 1.25mA*	I BACKLIGHT (1.25mA 38.75	mA)
		0	0	0		0	0	0	0



Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
1Ch	I2S	Please see r	master clock	divider table					
		0	0	0	0	0	0	0	0
1Dh	I2S_PLL_OSC	12S MASTE	OSC24 PD	12S_	Q24M_DIVII	DER	PLL_MODE		I2S_DIVIDE
		R_ON	_	DIRECT	0: /1; 1: /2		0: reserved; 1:	16-48kS	R_8
					2: /4; 3:OFF		2: 8-12kS; 3: re		•
		0	0	0	0	0	0	0	0
20h	SYSTEM	Design_Vers	sion<3:0>			HEARTBEA	JTEMP_	WATCHDO	PWR_HOLD
						T_ON	OFF	G_ON	
		1	1	1	1	0	0	0	1
21h	SUPERVISOR	BVDD_SUP	•	•	JTEMP_SUF	<u> </u>	•		
		V_BrownOut =	274V+BVDD_S	SUP*60mV	Temp_ShutDown = 140C - JTEMP_SUP*5C (+140C—15C)				
		(2.74V 3.16V)		Temp_IRQ = 12	20C - JTEMP_S	UP*5C (+120C .	. –35C)	
		0	0	1	0	0	0	0	0
22h	CHARGER	BAT_TEMP	CHG_I			CHG_V			CHG_OFF
		OFF	Ichg=50mA+50	mA*CHG_I		Vchg=3.9V+50r	mV*CHG_V		
			(50mA 400m	, '		(3.9V 4.25V)			
		0	0	0	0	0	0	0	0
23h	IRQ_ENRD_0	CVDD2_	CVDD2_	CVDD1_	CVDD1_	PDD2_	PDD2_	PDD1_	PDD1_
		EN_SD	EN_IRQ	EN_SD	EN_IRQ	EN_SD	1	EN_SD	EN_IRQ
		CVDD2_	CVDD2_	CVDD1_	CVDD1_	PDD2_	PDD2_	PDD1_	PDD1_
		UNDER	OVER	UNDER	OVER	UNDER	OVER	UNDER	OVER
		0	0	0	0	0	0	0	0
24h	IRQ_ENRD_1	SD_TIME	-	PWRUP_	WAKEUP_	VOXM2_	VOXM1_	CVDD3_	CVDD3_
		0: 5.4s		IRQ	IRQ	IRQ	IRQ	EN_SD	EN_IRQ
		1: 10.9s		ii (Q	ii (Q	ii (Q	ii (Q	CVDD3_	CVDD3_
								UNDER	OVER
0.51	IDO ENDO O	0	0	0	0	0	0	0	0
25h	IRQ_ENRD_2	_	CHG_	CHG_	CHG_	USB_		RVDD_LOW	RADD_FOM
		HIGH	EOC	STATUS	CHANGED	STATUS	GED		
		0	0	0	0	0	0	0	0
26h	IRQ_ENRD_3	JTEMP_HI	-	HPH_	128_	12S_	_	MIC1_	HPH_
		GH		OVC	STATUS	CHANGED	CONNECT	CONNECT	CONNECT
		0	0	0	0	0	0	0	0
27h	IRQ_ENRD_4	T_DEB		XIRQ_AH	XIRQ_PP	REM2_DET	REM1_DET	RTC_	ADC_EOC
		0: 512ms; 1: 25						UPDATE	
		2: 128ms; 3: 0n							
001	DTOV	0	0	0	0	0	0	0	0
28h	RTCV	V_RVDD	. 5.45540 414			-		RTC_ON	OSC32_ON
		V(RVDD)=1V+V							
		Default is 1.2V	0	T1	0	0	0	1	1
29h	RTCT	IDO MIN	TRTC<6:0>	'	l o	Į0	U	1	1
2311	KIOI	IRQ_MIN 0	1	0	0	0	0	0	0
2Ah	RTC_0	QRTC<7:0>	<u> </u>	I.	I.	I o	I.	l o	lo.
Z/\	11.10_0	QK10~1.0>	In .	0	0	0	0	0	0
2Bh	RTC_1	ODTC < 15.0	0	U	U	Įν	U	U	U
ZDII	K10_1	QRTC<15:8		In .	In .	0	In .	Iο	Ιο.
20k	DTC 2	ODTC -02:44	0	0	0	Iο	0	0	0
2Ch	RTC_2	QRTC<23:16	رر اه	Io.	Io.	Io.	Io.	In .	In.
3D+	RTC_3	0 ODTC < 21.2	[U	0	0	0	0	0	0
2Dh	K10_3	QRTC<31:24		Io.	Io.	10	Io.	In .	In.
0E-	ADC 0	0	0	0	0	0	0	V DC (0:0:	0
2Eh	ADC_0	ADC_Source		TEOT A SUIS	IN A VIBUS	-	-	ADC<9:8>	
			BVDDR; 2: DC_MSUP1; 7: MSU						
			MSUP1; 7: MSU 11: I_MSUP2; 12						
		0	11. 1_MSUP2, 12 10	10	0	0	0	X	Х
2Fh	ADC_1	ADC<7:0>	1-	1-	1-	-	1-		1.
		X	X	X	X	X	Х	Х	Х
38-3F	UID_0 7	D<7:0>	I	F.*	F.*	1.,	r -	į i	<u> </u>
30-01	0.0_0 /	1.02							
		 ID <00:50:							
		ID<63:56>							



Table 47 LINE_OUT1_R Register

Nam	е		Base		Default	
LINE	_OUT1_R		2-wir	e serial	00h	
		Right Line	Output 1	Register		
Offse	et: 00h	Configures	MUX_B and	the audio gain from MU	X_B output to LOUT1R output.	
		•			I in AudioSet1 register (14h) or at a	
		DVDD-POR	. The regist	er cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7:6	LO1_MUX_B	00	R/W	Multiplexes the analog audio inputs of MUX_B to LOUT1R and at LOUT1L 00: SUM Stereo 01: SUM mono differential (The gain of LOUT1R shall be 0dB to hold signals in symmetry) 10: ADC (N9/N18) 11: DAC (N23/N26)		
5		0	n/a			
4:0	LO1R_VOL	00000	R/W	volume settings for right line output 1, adjustable in 32 steps @ 1.5dB; gain from MUX_B to LOUT1R 11111: 6 dB gain 11110: 4.5 dB gain 00001: -39 dB gain 00000: -40.5 dB gain		

Table 48 LINE_OUT1_L Register

Name	9		Base)	Default			
LINE	_OUT1_L		2-wi	re serial	00h			
		Left Line C	utput 1 l	ut 1 Register				
Offse	et: 01h	MUTE switch	n J	udio gain from MUX_B output to LOUT1L output and controls				
		This register is reset when the stage is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.						
Bit	Bit Name	Default	Access					
7		0	n/a					
6	MUTE_OFF_J	0b	R/W	Control of MUTE switch	ı J			
				0:line output set to m	ute			
				1: normal operation				
5		0	n/a					
4:0	LO1L_VOL	00000	R/W	volume settings for left	line output 1, adjustable in			
				32 steps @ 1.5dB; gair	from MUX_B to LOUT1L			
				11111: 6 dB gain				
				11110: 4.5 dB gain				
				00001: -39 dB gain				
				00000: -40.5 dB gain				



Table 49 HPH_OUT_R Register

Name)		Base		Default		
HPH_	_OUT_R		2-wir	e serial	00h		
Offse	et: 02h	Configures MUX_C and the audio gain from MUX_C output to HPR output.					
			This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7:6	HP_OVC_TO	00	R/W	Headphone amplifier over current time out. The headphone amplifier is powered down if an over-current is detected. The current thresholds are 150mA at pins HPR / HPL pin or 300mA at pin HPCM (e.g. shorted headphone outputs) 11: 0 ms (no power down) 10: 512ms 01: 128ms 00: 256 ms			
5	DAC_DIRECT	0	R/W		ected to limiter (N24/N25) ected to DAC (N23/N26)		
4:0	HPR_VOL	00000	R/W volume settings for right headphone output, adjustable in 32 steps @ 1.5dB; gain from MUX_C to HPR output 11111: 1.07 dB gain 11110: -0.43 dB gain 00001: -43.93 dB gain 00000: -45.43 dB gain				

Table 50 HPH_OUT_L Register

Name			Base		Default	
HPH_OUT_L 2-v			2-wir	e serial	00h	
		Left Head	phone Out	ne Output Register		
Offse	et: 03h	MUTE swite	Configures the audio gain from MUX_C output to HPL output and controls MUTE switch K This register is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description		
7	MUTE_ON_K	0	R/W	Control of MUTE switch 0: normal operation	ı K	
				1: headphone output set to mute (mute is on during power-up)		
6	HP_ON	0	R/W	0: headphone stage not 1: power up headphone	-	
5	HPDET_ON	0	R/W	Enables the detection v	when a headset gets connected. HPCM and is biased to 150mV	
				1: enable headphone d		
4:0	HPL_VOL	00000	R/W	_	headphone output, adjustable in 32 om MUX_C output to HPL output	



Table 51 LINE_OUT2_R Register

Name	Name				Default			
LINE	_OUT2_R		2-wire	e serial	00h			
		Right Line	Right Line Output 2 Register					
Offse	et: 04h	This register	Configures MUX_B and the audio gain from MUX_B output to LOUT2R output. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.					
Bit	Bit Name	Default	Access	Bit Description				
7:6	LO2_MUX_D	00	R/W	Multiplexes the analog audio inputs of MUX_D to LOUT2R and at LOUT2L 00: MIC1 01: MIC1 mono differential (The gain of LOUT2R shall be 0dB to hold signals in symmetry) 10: MIC2 11: Stereo MIC				
5		0	n/a					
4:0	LO2R_VOL	00000	R/W	volume settings for right line output 2, adjustable in 32 steps @ 1.5dB; gain from MUX_D to LOUT2R 11111: 6 dB gain 11110: 4.5 dB gain 00001: -39 dB gain 00000: -40.5 dB gain				

Table 52 LINE_OUT2_L Register

Name			Base	9	Default			
LINE_OUT2_L				re serial	00h			
		Left Line C	utput 2 l	put 2 Register				
Offset: 05h		MUTE switch	Configures the audio gain from MUX_B output to LOUT2L output and controls MUTE switch J This register is reset when the stage is disabled in AudioSet1 register (14h) or at a					
		DVDD-POR.	The regis	ter cannot be written whe	n the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description				
7		0	n/a					
6	MUTE_OFF_L	0b	R/W	Control of MUTE switch	n L			
				0:line output set to m	ute			
				1: normal operation				
5		0	n/a					
4:0	LO2L_VOL	00000	R/W	volume settings for left	line output 2, adjustable in			
					from MUX_D to LOUT2L			
				11111: 6 dB gain				
				11110: 4.5 dB gain				
				00001: -39 dB gain				
				00000: -40.5 dB gain				



Table 53 MIC1_R Register

Name			Base		Default	
MIC1_R			2-wir	e serial	00h	
		Right Micr	Right Microphone Input 1 Register			
Offse	et: 06h	Configures t	Configures the gain from microphone 1 amplifier output up to mixer input (Σ).			
					in AudioSet1 register (14h) or at a	
	_			ter cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7	MIC1_AGC_OFF	0	R/W		(automatic gain control). Limits high	
					rete/MEMS microphone (e.g. user	
				shouts or blows into mi	. ,	
				0: automatic gain control enabled		
				1: automatic gain contr		
6:5	PRE1_Gain	00	R/W	•	crophone 1 preamplifier (gain from	
				microphone inputs to N	5)	
				00: gain set to 28 dB		
				01: gain set to 34 dB		
				10: gain set to 40 dB		
4.0	MAD VOI	00000	D/M	11: reserved, do not us		
4:0	M1R_VOL	00000	R/W		nt microphone input 1, adjustable in 32	
					om microphone amplifier (N6) to mixer	
				input (N15)		
				11111: 6 dB gain 11110: 4.5 dB gain		
				11110. 4.5 UB gaill		
				 00001: -39 dB gain		
				_		
				00000: -40.5 dB gain		

Table 54 MIC1_L Register

				Default	
MIC1_L			e serial	00h	
Left Micropho			ut 1 Register		
Offset: 07h		Configures the gain from microphone 1 amplifier output up to mixer input (Σ controls MUTE switch D. This register is reset when the block is disabled in AudioSet1 register (14h)			
Rit Name				n the block is disabled.	
	20.0.0		•	lu anablad	
MISUP_OFF	0	K/W			
MIITE OFF F	0	D/\\/			
MOTE_OTT_E	0	IX/ VV		· -	
			-	out to mate	
RDET1_OFF	0	R/W	<u> </u>	ne 1 detect function (30kOhm pull-up	
_			•	o use the terminal as ADC-10 input	
			0: microphone 1 detec		
			1: microphone detection	n disabled	
M1L_VOL	00000	R/W		microphone 1 input, adjustable in 32	
				om microphone amplifier (N6) to mixer	
			11110: 4.5 dB gain		
			 00001: 30 dB gain		
			•		
	Bit Name M1SUP_OFF MUTE_OFF_E RDET1_OFF	Configures controls MU This registe DVDD-POR Bit Name Default M1SUP_OFF 0 MUTE_OFF_E 0 RDET1_OFF 0	Configures the gain fro controls MUTE switch I This register is reset w DVDD-POR. The regist M1SUP_OFF 0 R/W MUTE_OFF_E 0 R/W RDET1_OFF 0 R/W	controls MUTE switch D. This register is reset when the block is disabled DVDD-POR. The register cannot be written whe Bit Name Default Access Bit Description M1SUP_OFF 0 R/W 0: microphone 1 supp 1: microphone supply d Control of MUTE switch 0: microphone input 1 1: normal operation RDET1_OFF 0 R/W Disables the microphone from MIC1S to AVDD) to microphone 1 detection 0 microphone detection M1L_VOL 00000 R/W volume settings for left	



Table 55 MIC2_R Register

Name			Base		Default	
MIC2_R			2-wir	e serial	00h	
		Right Micro	Right Microphone Input 2 Register			
Offse	et: 08h	Configures t	Configures the gain from microphone 2 amplifier output up to mixer input (Σ).			
					in AudioSet1 register (14h) or at a	
				ter cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7	MIC2_AGC_OFF	0	R/W		(automatic gain control). Limits high	
				, ,	rete/MEMS microphone (e.g. user	
				shouts or blows into mi		
				0: automatic gain control enabled		
				1: automatic gain contr		
6:5	PRE2_Gain	00	R/W	~	crophone 2 preamplifier (gain from	
				microphone inputs to N	5)	
				00: gain set to 28 dB		
				01: gain set to 34 dB		
				10: gain set to 40 dB		
4.0	MOD VOI	00000	D/M	11: reserved, do not us		
4:0	M2R_VOL	00000	R/W		nt microphone input 2, adjustable in 32	
					om microphone amplifier (N4) to mixer	
				input (N12)		
				11111: 6 dB gain 11110: 4.5 dB gain		
				11110. 4.3 UB gaill		
				 00001: -39 dB gain		
				00001: -39 dB gain		

Table 56 MIC2_L Register

Name			Base		Default	
MIC2_L			2-wir	e serial	00h	
Left Micropho			phone Inp	ut 2 Register		
Offse	et: 09h	controls MU This registe	Configures the gain from microphone 2 amplifier output up to mixer input (Σ) controls MUTE switch E. This register is reset when the block is disabled in AudioSet1 register (14h) DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description	n the block is disabled.	
7	M1SUP_OFF	0	R/W	0: microphone 2 supp	ly enabled	
				1: microphone supply d		
6	MUTE_OFF_D	0	R/W	Control of MUTE switch	· -	
				0: microphone input 2	set to mute	
				1: normal operation		
5	RDET2_OFF	0	R/W	•	ne 2 detect function (30kOhm pull-up	
					to use the terminal as ADC-10 input	
				0: microphone 1 detec		
				1: microphone detectio		
4:0	M2L_VOL	00000	R/W		microphone 2 input, adjustable in 32	
					om microphone amplifier (N4) to mixer	
				input (N13)		
				11111: 6 dB gain		
				11110: 4.5 dB gain		
				00001: -39 dB gain		
				00000: -40.5 dB gain		



Table 57 LINE_IN1_R Register

Name			Base		Default	
LINE_IN1_R				e serial	00h	
		Right Line	Input 1 R	egisters		
Offset: 0Ah		MUTE swite This registe	Configures the gain from analog line input pin LIN1R to mixer input (Σ) and controls MUTE switch B. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description		
7:6		00	n/a			
5	MUTE_OFF_B	0	R/W	Control of MUTE switch	ı B	
				0: right line input is s 1: normal operation	et to mute	
4:0	LI1R_VOL	00000	R/W		nt line input 1, adjustable in 32 steps @put pin (LIN1R) to mixer input (N10)	

Table 58 LINE_IN1_L Register

Name			Base		Default	
LINE_IN1_L			2-wire	e serial	00h	
		Left Line Input 1 Registers				
		Configures tl	he gain fro	m analog line input pin L	N1L to mixer input (Σ) and controls	
Offse	et: 0Bh	MUTE switch	-			
					in AudioSet1 register (14h) or at a	
				er cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7:6	LI1_MODE	00	R/W		(right and left channel) in accordance	
				with the connected inpu		
				00: inputs switched to	<u> </u>	
				01: inputs switched to o		
				10: inputs switched to s	•	
				11: reserved, do not use.		
5	MUTE_OFF_G	0	R/W	Control of MUTE switch	· ·	
				0: left line input is set	to mute	
				1: normal operation		
4:0	LI1L_VOL	00000	R/W		t line input 1, adjustable in 32 steps @	
					put pin (LIN1L) to mixer input (N17)	
				11111: 12 dB gain		
				11110: 10.5 dB gain		
				00001: -33 dB gain		
				00000: -34.5 dB gain		



Table 59 LINE_IN2_R Register

Name			Base		Default			
LINE_IN2_R			2-wir	e serial	00h			
		Right Line	Right Line Input 2 Register					
Offset: 0Ch		Configures the gain from analog line input pin LIN2R to mixer input (Σ) and controls MUTE switch C. This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.						
Bit	Bit Name	Default	Access	Bit Description				
7:6		00	n/a					
5	MUTE_OFF_C	0	R/W	Control of MUTE switch	n C			
				0: right line input is s 1: normal operation	et to mute			
4:0	LI2R_VOL	00000	R/W	1: normal operation volume settings for right line input, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN2R) to mixer input (N11) 11111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain				

Table 60 LINE_IN2_L Register

Name			Base		Default		
LINE_IN2_L			2-wir	e serial	00h		
		Left Line II	Left Line Input 2 Registers				
		Configures t	the gain fro	m analog line input pin L	IN2L to mixer input (Σ) and controls		
Offse	et: 0Dh	MUTE switc					
					in AudioSet1 register (14h) or at a		
				er cannot be written whe	n the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description			
7:6	LI2_MODE	00	R/W		(right and left channel) in accordance		
				with the connected inpu			
				00: inputs switched to			
				01: inputs switched to o			
				10: inputs switched to s	~		
			- n	11: reserved, do not use.			
5	MUTE_OFF_F	0	R/W	Control of MUTE switch	•		
				0: left line input is set to mute			
1.0	1101 1/01	00000	D/M/	1: normal operation	Alian in auto-divertable in 20 store O		
4:0	LI2L_VOL	00000	R/W		It line input, adjustable in 32 steps @		
					put pin (LIN2L) to mixer input (N16)		
				11111: 12 dB gain 11110: 10.5 dB gain			
				TITIO. 10.3 db gaill			
				 00001: -33 dB gain			
				00000: -34.5 dB gain			



Table 61 DAC_R Register

Name			Base		Default
DAC_R			2-wir	e serial	00h
		Right DAC	Output R	egisters	
This re		This registe	onfigures the gain from DAC output to mixer input (Σ) / MUX input. his register is reset when the block is disabled in AudioSet2 register (15h) or at a VDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Bit Description	
7:5		000	n/a		
4:0	DAR_VOL	00000	R/W	Volume settings for right DAC output, adjustable in 32 steps 1.5dB; gain from DAC output (N19) to mixer/MUX input (N23 11111: 6 dB gain 11110: 4.5 dB gain 00001: -39 dB gain 00000: -40.5 dB gain	

Table 62 DAC_L Register

Name	Name				Default			
DAC	DAC_L			e serial	00h			
		Left DAC	output Reg	gisters				
Offse	et: 0Fh	Configures switch H.	Configures the gain from DAC output to mixer input (Σ) / MUX input and controls MUTE switch H.					
		This registe	This register is reset when the block is disabled in AudioSet2 register (15h) or at a					
		DVDD-POR	DVDD-POR. The register cannot be written when the block is disabled.					
Bit	Bit Name	Default	Access	Bit Description				
7		0	n/a					
6	MUTE_OFF_H	0	R/W	Control of MUTE switch H				
				0: DAC output is set t	o mute			
				1: normal operation				
5		0	n/a					
4:0	DAL_VOL	00000	R/W	Volume settings for left	t DAC output, adjustable in 32 steps @			
				1.5dB: gain from DAC	output (N22) to mixer/MUX input (N26).			
				11111: 6 dB gain				
				11110: 4.5 dB gain				
				00001: -39 dB gain				
				00000: -40.5 dB gain				



Table 63 ADC_R Register

Name	е		Base		Default	
ADC_R			2-wir	e serial	00h	
		Right ADC	Right ADC input Registers			
Offse	et: 10h	Configures MUX_A and the gain from MUX_A output to the ADC input				
		_	This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description		
7:6	ADC_MUX_A	00	R/W	Connect MUX A output 00: Microphone (N4/N) 01: Line_IN1 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N2	6)	
5		0	n/a			
4:0	ADR_VOL	00000	R/W		nt ADC input, adjustable in 32 steps @ A output to ADC input (N9).	

Table 64 ADC_L Register

Name			Base		Default			
ADC_L			2-wir	e serial	00h			
		Left ADC i	Left ADC input Registers					
Offset: 11h		Configures the gain from MUX_A output to the ADC input and controls MUTE switch This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.						
Bit	Bit Name	Default	Access	Bit Description				
7		0	n/a					
6	MUTE_OFF_A	0	R/W	Control of MUTE switch A				
				0: ADC input is set to mute				
				1: normal operation				
5		0	n/a					
4:0	ADL_VOL	00000	R/W	Volume settings for left ADC input, adjustable in 32 steps @ 1.5dB, gain from MUX_A output to ADC input (N18). 11111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain				



Table 65 Output Control Register

Name	Name				Default		
OutC	ontr1		2-wir	e serial	00h		
		Q32k and	Q32k and PWGD Output Control Register				
Offse	et: 12h-1	Configures	Configures PWGD pin (Power Good) and Q32k pin (output of 32kHz oscillator).				
01130	,t. 1211 1	This is an e	This is an extended register and needs to be enabled by writing 001b to Reg. 18h first.				
		This registe	This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7:6	DRIVE_PWGD	00	R/W	Enables the PWGD out	put pin either to open-drain or push-pull		
				and sets various driving	g strengths		
				00: 12mA push-pull ou	ıtput		
				01: 12mA open-drain o	utput		
				10: 4mA push-pull output			
				11: 2mA push-pull outp	ut		
5:4	MUX_PWGD	00	R/W	Multiplexes various digi	tal signals to the PWGD output pin		
				00: PowerGood contro	ol signal		
				01: PWM signal to dim LEDs etc.			
				10: SPDIF converted from SDI to DAC			
				11: PLL output clock			
3:2	DRIVE_Q32K	00	R/W	Enables the Q32k outpo	ut pin either to open-drain or push-pull		
				and sets various driving	g strengths		
				00: 12mA push-pull ou	ıtput		
				01: 12mA open-drain o	utput		
				10: 4mA push-pull output			
				11: 2mA push-pull output			
1:0	MUX_Q32K	00	R/W	Multiplexes various digital signals to the Q32k output pin			
			00: 32kHz RTC clock				
				01: PWM signal to dim			
				10: SPDIF converted from	om SDI to DAC		
				11: PLL output clock			



Table 66 SPDIF Register

Name Bas					Default		
OutC	ontr2_SPDIF		2-wir	e serial 00h			
SPDIF and C			Q24M O	24M Output Control Register			
Offse	et: 12h-2	Adds status bits to the SPDIF bit-stream, configures the SPDIF output and the Q24M pin (output of 24MHz oscillator) This is an extended register and needs to be enabled by writing 010b to Reg. 18h first. This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description			
7:6	DRIVE_Q24M	00	R/W	Enables the Q24M output pin either to open-drain or push-pull and sets various driving strengths 00: 12mA push-pull output 01: 12mA open-drain output 10: 4mA push-pull output 11: 2mA push-pull output			
5	MUX_Q24M	0	R/W	Multiplexes various digital signals to the Q24M output pin 0: 24MHz oscillator clock 1: PLL output clock			
4	SPDIF_COPY_OK	0		SPDIF copy control bit 0: copy not permitted 1: copy permitted			
3	SPDIF_MCLK_INV	0		SPDIF master clock co 0: master clock 1: master clock inverte			
2	SPDIF_INVALID	0		SPDIF sample status bit 0: sample valid 1: sample invalid			
1:0	SPDIF_CNTR	00	R/W	SPDIF output ON/OFF 00: SPDIF output OFF 01: SPDIF output ON (: 10: SPDIF output ON (: 11: SPDIF output ON (:	32kS) 44.1kS)		



Table 67 PWM Register

Name			Base		Default	
PWM			2-wir	e serial	00h	
P		PWM Outp	PWM Output Control Register			
Offse	et: 12h-3	Sets the PWM output duty cycle and signal polarity.				
000		This is an extended register and needs to be enabled by writing 011b to Reg. 18h first.				
		This registe	r is reset at	reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	PWM_INVERTED	0	R/W	PWM output polarity		
				0: not inverted		
				1: inverted		
6:0	PWM_CYCLE	0000000 R/W Sets the PWM duty cycle				
			Duty Cycle = PWM_CYCLE * 0.3937%			
			PWM_CYCLE = 0 means no pulse			

Table 68 AudioSet_1 Register

Name			Base		Default		
Audi	AudioSet_1			e serial	00h		
		First Audio	First Audio Set Register				
		Powers the v	Powers the various audio inputs and outputs UP or DOWN.				
Offse	et: 14h	Attention: T	nis contro	I register resets and hold:	s microphone, line out, and ADC related		
		registers in r	eset. Afte	r activation the required r	egister settings need to be re-		
		programmed.					
		This register	is reset a	t a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7	ADC_R_ON	0	R/W	0: ADC right channel	powered down		
				1: ADC right channel er	nabled for recording		
6	ADC_L_ON	0	R/W	0: ADC left channel po	owered down		
				1: ADC left channel ena	<u> </u>		
5	LOUT2_ON	0	R/W	0: Line output 2 power	ered down		
				1: Line output enabled			
4	LOUT1_ON	0	R/W	0: Line output 1 power	ered down		
				1: Line output enabled			
3	LIN2_ON	0	R/W	0: Line input 2 powere			
				1: Line input 2 enabled			
2	LIN1_ON	0	R/W	0: Line input 1 powered down			
				1: Line input 1 enabled			
1	MIC2_ON	0	R/W	0: Microphone input 2 powered down			
				1: Microphone input 1 enabled			
0	MIC1_ON	0	R/W	0: Microphone input 1	-		
				1: Microphone input 1 e	enabled		



Table 69 AudioSet_2 Register

Name			Base		Default		
Audi	oSet_2		2-wir	e serial	00h		
		Second Au	udio Set R	o Set Register			
		Powers vari	Powers various internal audio blocks UP or DOWN and controls bias current.				
Offse	et: 15h	Attention:	Attention: This control register resets and holds DAC related registers in reset. After				
				register settings need to	be re-programmed.		
		This registe	r is reset at	t a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7	BIAS_OFF	0	R/W	Power-down of the AGN	ND bias. This bit can be set, if the AFE		
				is used for digital data	transfer and PMU functions only and all		
				the analog audio blocks are not used.			
				0: bias enabled			
				· ·	wer saving in non audio mode		
6	SUM_OFF	0	R/W	Power-down of ΣR and			
					d (limits output signal to 1Vp)		
				1: Mixer stage powered down			
5	AGC_OFF	0	R/W	Switches the signal lim			
					trol for summing stage enabled		
					ol for summing stage disabled		
4:3	IBR_DAC<1:0>	00	R/W	Bias current settings fo	r DAC:		
				00: 50%			
				01: 60%			
			10: 75%				
•	242.00	11: 100%					
2	DAC_ON	0	R/W	0: DAC powered down	l		
				1: DAC enabled			
1:0							



Table 70 AudioSet_3 Register

Name			Base		Default	
Audi	oSet_3		2-wir	ire serial 00h		
	Third Audio			Set Register		
Offs	et: 16h	Sets headphone output bias currents and operation modes and enables audio signal inputs to ΣR and ΣL . This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description		
7	LIN1MIX_OFF	0	R/W	Input from line input 1 0: ON 1: OFF	to ΣR and ΣL	
6	LIN2MIX_OFF	0	R/W	Input from line input 2 0: ON 1: OFF	to ΣR and ΣL	
5	MIC1MIX_OFF	0	R/W	Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF		
4	MIC2MIX_OFF	0	R/W	Input from microphone 2 to ΣR and ΣL 0: ON 1: OFF		
3	DACMIX_OFF	0	R/W	Input from DAC to ΣR and ΣL 0: ON 1: OFF		
2	ZCU_OFF	0	R/W	Zero cross gain update of audio outputs. Audio gain settings changes will only be executed when the signal level is close to zero 0: zero cross update enabled 1: zero cross update disabled		
1	IBR_HPH	0	R/W	Bias current increase for the headphone amplifier depending on load conditions 0: 100% 1: 150%		
0	HPCM_ON	0	R/W	Power-up of the headp 0: headphone CM buff 1: headphone CM buff		



Table 71 PMU PVDD1 Register

Name	9		Base		Default		
PMU PVDD1		2-wir	e serial	00h			
		PVDD1 Lo	PVDD1 Low Drop-Out Regulator (LDO3) Control Register				
Offse	et: 17h-1	This is an extended register and needs to be enabled by writing 001b to Reg. 18h firs This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description			
7	LDO_PVDD1_OFF	0	R/W	Power-down of LDO for	PVDD1		
				0: PVDD1 (LDO3) enab	ole		
				1: PVDD1 (LDO3) powe	er-down		
6		0	n/a				
5	PROG_PVDD1	0	R/W	Enables settings either	selected by external pins (VPRGx) or		
				settings stored in the 1	7h-1 register		
				0: VPRGx pins contro	lled		
				1: Register controlled			
4:0	VSEL_PVDD1	00000	R/W	The voltage select bits	set the LDO output in 2 different		
				resolution ranges			
				Range: 00h until 0Fh	·		
				PVDD1=1.2V+VSEL_PVDD1*50mV			
				(1.2V until 1.95V)			
			Range: 10h until 1Fh in 100mV steps				
				PVDD1=2.0V+VSEL_PV	/DD1*100mV		
				(2.0V until 3.5V)			

Table 72 PMU PVDD2 Register

Name		Base		Default			
PMU PVDD2		2-wir	e serial	00h			
		PVDD2 Lo	PVDD2 Low Drop-Out Regulator (LDO4) Control Register				
Offse	et: 17h-2		This is an extended register and needs to be enabled by writing 010b to Reg. 18h fill This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	LDO_PVDD2_OFF	0	R/W	Power-down of LDO for PVDD2 0: PVDD2 (LDO4) enable 1: PVDD2 (LDO4) power-down			
6		0	n/a				
5	PROG_PVDD2	0	R/W	Enables settings either selected by external pin (VPRGx) or settings stored in the 17h-2 register 0: VPRGx pins controlled 1: Register controlled			
4:0	VSEL_PVDD2	00000	R/W	1: Register controlled The voltage select bits set the LDO output in 2 different resolution ranges Range: 00h until 0Fh in 50mV steps PVDD2=1.2V+VSEL_PVDD1*50mV (1.2V until 1.95V) Range: 10h until 1Fh in 100mV steps PVDD2=2.0V+VSEL_PVDD1*100mV (2.0V until 3.5V)			



Table 73 PMU CVDD1 Register

Name			Base		Default		
PMU CVDD1			2-wir	e serial	00h		
		CVDD1 D0	CVDD1 DC/DC Buck Regulator Control Register				
Offse	et: 17h-3	This is an e	extended reg	gister and needs to be en	abled by writing 011b to Reg. 18h first.		
		This registe	er is reset a	t a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7	SKIP_OFF_CVDD1	0	R/W	Disables pulse skip mo	de		
				0: 170mA current forc	e / pulse skip mode enabled		
				1: current force / pulse	skip mode disabled (only ON without		
				load)			
6	PROG_CVDD1	0	R/W	_	selected by external pin (VPRGx) or		
				settings stored in the 1	•		
				0: VPRGx pins contro	lled		
				1: Register controlled			
5:0	VSEL_CVDD1	00000	R/W	_	set the DC/DC output voltage level and		
				power the DC/DC conv	erter down.		
				00000: DC/DC powered down			
				01h until 38h in 50mV steps			
				CVDD1=0.6V+VSEL_CVDD1*50mV			
				(0.65V until 3.4V)			
				38h until 3Fh = 3.4V (n	o change)		

Table 74 PMU CVDD2 Register

Name			Base		Default	
PMU CVDD2			2-wir	e serial	0x00	
		CVDD2 DC	C/DC Buck	Regulator Control Re	gister	
Offse	et: 17h-4	This is an e	xtended req	gister and needs to be en	abled by writing 100bto Reg. 18h first.	
		This registe	r is reset a	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	SKIP_OFF_CVDD2	0	R/W	Disables pulse skip mo	de	
				0: 170mA current forc	e / pulse skip mode enabled	
				1: current force / pulse	skip mode disabled (only ON without	
				load)		
6	PROG_CVDD2	0	R/W	_	selected by external pin (VPRGx) or	
				settings stored in the 1	•	
				0: VPRGx pins contro	lled	
		<u> </u>		1: Register controlled		
5:0	VSEL_CVDD2	00000	R/W	_	set the DC/DC output voltage level and	
				power the DC/DC conv		
				00000: DC/DC powere		
				01h until 38h in 50mV s	·	
				CVDD2=0.6V+VSEL_CVDD1*50mV		
				(0.65V until 3.4V)		
				38h until 3Fh = 3.4V (n	o change)	



Table 75 PMU CVDD3 Register

Name			Base		Default		
PMU	CVDD3		2-wir	e serial	0x00		
		CVDD3 D	CVDD3 DC/DC Buck Regulator Control Register				
Offse	et: 17h-5		This is an extended register and needs to be enabled by writing 101bto Reg. 18h fire This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	SKIP_OFF_CVDD3	0	R/W	Disables pulse skip mo	de		
				0: 170mA current force	e / pulse skip mode enabled		
				1: current force / pulse	skip mode disabled (only ON without		
				load)			
6	PROG_CVDD3	0	R/W		selected by external pin (VPRGx) or		
				settings stored in the 1	•		
				0: VPRGx pins contro	lled		
				1: Register controlled			
5:0	VSEL_CVDD3	00000	R/W	The voltage select bits	set the DC/DC output voltage level and		
				power the DC/DC conv	erter down.		
			00000: DC/DC powered down		d down		
				01h until 38h in 50mV s	steps		
				CVDD2=0.6V+VSEL_C	VDD1*50mV		
				(0.65V until 3.4V)			
				38h until 3Fh = 3.4V (n	o change)		

Table 76 PMU Hibernate Register

Name			Base		Default			
PMU	PMU Hibernate			e serial	00h			
		PMU Hibe	PMU Hibernation Control Register (PVDD1/2, CVDD1/2/3, VLED)					
Offse	et: 17h-6			when writing to this regist				
					abled by writing 110b to Reg. 18h first.			
	Div N			t a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description				
7		0	n/a					
6	KEEP_PVDD2	0	R/W		PVDD2 level during hibernation			
				0: power down PVDD2	2			
				1: keep PVDD2				
5	KEEP_PVDD1	0	R/W		PVDD1 level during hibernation			
				0: power down PVDD1				
				1: keep PVDD1				
4	KEEP_VLED	0	R/W		step-up for backlight switched on			
				0: power down CVDD1				
				1: keep CVDD1				
3	KEEP_VBUS	0	R/W	Keeps the programmed	VBUS level during hibernation			
				0: power down CVDD2	2			
				1: keep CVDD2				
2	KEEP_CVDD3	0	R/W	Keeps the programmed	CVDD3 level during hibernation			
				0: power down CVDD3	3			
				1: keep CVDD3				
1	KEEP_CVDD2	0	R/W	Keeps the programmed	CVDD2 level during hibernation			
				0: power down CVDD2	2			
				1: keep CVDD2				
0	KEEP_CVDD1	0	R/W	Keeps the programmed	CVDD1 level during hibernation			
				0: power down CVDD1				
				1: keep CVDD1				



Table 77 PMU ENABLE Register

Name	Name				Default		
PMU	ENABLE		2-wire	e serial	00h		
		PMU Exten	PMU Extension Enable Register				
Offse	t: 18h	Enables 12h and 17h to write into extended registers and allows multiplexing supply					
		voltages for monitoring via ADC10. This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description			
7		0	n/a				
6:4	DC_TEST	000	R/W		ernal and external supply voltages to in can be further multiplexed to ADC10. SB (see reg. 2Eh)		
3	PMU_GATE	0	R/W		de in registers 0x17-x at once. If this activated as soon as they are written to		
0:2	PMU_WR_ENABLE	000	R/W	Enables extended regis 000: not used 001: enables 17h-1 for enables 12h-1 for 010: enables 17h-2 for	PVDD1 settings OutCntr1 settings PVDD2 settings OutCntr2_SPDIF settings CVDD1 settings PWM settings CVDD2 settings CVDD3 settings		



Table 78 RTC_WakeUp Register

Name			Base		Default		
RTC_	WakeUp		2-wir	e serial	n/a		
		RTC Wake-Up and SRAM Register					
		Sets and enables the RTC wake-up counter and programs the 128bit SRAM. 3 bytes					
Offset	+ 10h				nter. The 3-byte sequence allows to set		
Onsei	1311	the counter	to every va	lue between 1sec and 83	388608sec (=97 days). The MSB of the		
		3rd byte ena	ables the wa	ake-up counter. Byte 4	19 will program the static 128bit SRAM		
		which is su	pplied by R'	VDD. This register is rese	et at a RVDD-POR.		
Adr.	Byte Name	Default	Access	Bit Description			
7:0	WAKE_UP_BYTE0	00h	R/W	0000 0001: 1sec			
	(1st write to 0x19 is			0000 0010: 2sec			
	byte 0)			0000 0100: 4sec			
				0000 1000: 8sec			
				0001 0000: 16sec			
				0010 0000: 32sec			
				0100 0000: 64sec			
				1000 0000: 128sec			
7:0	WAKE_UP_BYTE1	00h	R/W	0000 0001: 256sec			
	(2 nd write to 0x19			0000 0010: 512sec			
	is byte 1)			0000 0100: 1 024sec			
				0000 1000: 2 048sec			
				0001 0000: 4 096sec			
				0010 0000: 8 192sec			
				0100 0000: 16 384sec			
			504	1000 0000: 32 768sec			
7:0	WAKE_UP_BYTE2	00h	R/W	000 0001: 65 536sec			
	(3 rd write to 0x19 is			000 0010: 131 072sed			
	byte 2)			000 0100: 262 144sed			
				000 1000: 524 288sed			
				001 0000: 1 048 576s 010 0000: 2 097 152s			
				100 0000: 2 097 132s			
				0xxx xxxxxxb = wake-up			
				1xxx xxxxxb = wake-up			
7:0	SRAM_128	00000000	R/W	xxxx xxxxb = byte 4	Citablea		
7.0	(4 th 19 th write to	0000000	13/ ٧٧				
	0x19 programs the			xxxx xxxxb = byte 19			
	128bit static SRAM)			AAAA AAAAD — DYIG IV			
	120011 Static OTAIN)	<u> </u>		<u> </u>			



Table 79 USB_UTIL Register

Name			Base		Default		
USB_UTIL_DCDC			2-wir	re serial 00h			
		USB Utilit	USB Utility Register				
Offse	et: 1Ah	Controls VBUS output voltage and the external transistor as well as special mode bits for the DCDC step-down converters This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description			
7:6	I_PMOS_GATE	00	R/W	Sets the gate current le control the inrush curre 00: 1µA 01: 2µA 10: 3µA 11: 4µA	evel into the external PMOS transistor to ent to VBUS		
5	DCDC_PS_OFF	0	R/W	Disables 200uA power saving in skip mode 0: Power savings ON 1: Power savings OFF			
4	DCDC_PMOS_OFF	0	R/W		DCDC step down 1, 2 and 3 to be regulator cannot achieve the tage anymore.		
3:2	VBUS_COMP_TH	00	R/W	be read in register 25h 00: 4.5V 01: 3.18V 10: 1.5V 11: 0.6V			
1	VBUS_SKIP_ON	0	R/W	increases efficiency for but increases VBUS su			
0	VBUS_ON	0	R/W	Switches the VBUS out 0: VBUS output voltag 1: VBUS output voltage			



Table 80 DCDC15 Register

Name			Base	е	Default		
DCD	DCDC15			re serial	00h		
		15V DCDC	Step-up	Control Register			
Offse	et: 1Bh		Controls the back-light current and back-light dim rate.				
			This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	DIM_UP_DOWN	0	R/W	Starts dimming UP/DO when DIM RATE = 00b	WN or switches LED back-light ON/OFF		
				0: dim DOWN			
				1: dim UP			
6:5	DIM_RATE	00	R/W		ELED back-light current from 0mA to		
				I_BACKLIGHT and vice			
				00: no dimming (imme	ediate ON/OFF)		
				01: 150ms 10: 300ms			
				11: 500ms			
4:0	I_BACKLIGHT	00000	R/W	Sets the current into pi	n ISINK in 1.25mA steps (internal		
					ol LED backlight current). Setting		
					tage feedback mode to supply e.g.		
				OLEDs with a constant			
				00000: DCDC15 switched off			
				00001: 1.25mA 00010: 2.5mA			
		00010: 2.5MA					
				 11110: 37.5mA			
				11111: 38.75mA			

Table 81 I2S Register

Name			Base		Default
I2S			2-wire	e serial	00h
I2S Mode		I2S Mode (Control Re	egister (Master Mode o	only)
Offse	t: 1Ch	Contains lower 8 bits for I2S master mode clock generation divider.			
		This register is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access Bit Description		
7:0	I2S_DIVIDER	00h	R/W	Please see master clock divider table	



Table 82 I2S_PLL_OSC Register

Nam	е		Base		Default	
12S_I	PLL_OSC		2-wir	re serial 00h		
Offe	et: 1Dh	I2S, PLL a	I2S, PLL and Oscillator Mode Control Registers			
Olise	at. 1011	This registe	er is reset at	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	I2S_MASTER_ON	0	R/W	Switched the I2S maste		
				0: I2S slave mode ope	eration	
				1: I2S master mode		
6	OSC24_PD	0	R/W		oscillator down. For operation a 12-	
				•	be connected to pins XIN24/XOUT24.	
				0: 12-24MHz oscillato	r enabled	
_				1: powered down		
5	I2S_DIRECT	0	R/W		n to an input for an external master	
					the CPU). This bit overwrites prior	
					oin. Only valid fro I2S slave mode	
				operation. 0: disabled		
				1: enabled		
4:3	Q24M_DIVIDER	00	R/W		4M clock output or powers Q24M clock	
т.0	QZ+W_DIVIDEN	00	13/ 44	output buffer down	This clock output of powers 42 This clock	
				00: divide by 1		
				01:divide by 2		
				10:divide by 4		
				11: OFF		
2:1	PLL_MODE	00	R/W	Preset of PLL bias for t	the following sampling frequencies	
				00: reserved		
				01:16-48kS		
				10: 8-12kS		
				11: reserved		
0	I2S_DIVIDER_8	0	R/W	Bit 8 of I2S_DIVIDER (• ,	
				Please see master cloc	ck divider table	



Table 83 System Register

Name			Base		Default	
Syst	System			e serial	E1h	
		System S	ettings Re	gister		
Offset: 20h		Controls the powering down conditions of the AFE. The IC can also be emergency shu down by a high level for 5.4sec (or 10.9sec see reg. 24h) at the PWRUP input pin This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description		
7:4	Version <3:0>	1111	R	AFE number to identif	fy the design version	
3	HEARTBEAT_ON	0	R/W	input pin which has to watchdog counter is r When start-up sequer	r will be reset by a rising edge at the HBT o occur at least every 500ms. If the not reset, the AFE will be powered down. Ince #16-#25 is selected, no power down set invoked via the XRES output pin s typ., 60µs min) disabled	
2	JTEMP_OFF	0	R/W	Junction temperature supervision (level can be set in register 21h) 0: temperature supervision enabled 1: temperature supervision disabled		
1	WATCHDOG_ON	0	R/W	2-wire serial interface watchdog To reset the watchdog counter a 2-wire serial read operation has to be performed at least every 500ms. If the watchdog counter is not reset, the AFE will be powered down. 0: watchdog is disabled 1: watchdog is enabled		
0	PWR_HOLD	1	R/W	0: power up hold is cl 1: set to on after power.	eared and AFE is powered down wer on	



Table 84 Supervisor Register

Name			Base		Default		
SUPE	SUPERVISOR			e serial	00h		
		Supervisor I	Supervisor Register				
Offse	et: 21h	Sets the threshold levels of battery supply and junction temperature supervision.					
		•		t a DVDD-POR.			
Bit	Bit Name	Default /	Access	Bit Description			
7:5	BVDD_SUP	000 F	R/W	Sets the threshold (brofor an interrupt at low V_BrownOut=2.74+BV 000: 2.74V 001: 2.80V 110: 3.10V 111: 3.16V			
4:0	JTEMP_SUP	00000 F	R/W	shutdown and junction Invoke shutdown at: J7	Femp_SD=140-JTEMP_Sup*5°C emp_IRQ=120-JTEMP_Sup*5°C vn :		

Table 85 Charger Register

Name			Base		Default		
CHARGER			2-wir	e serial	00h		
		Charger (er Control Register				
Offse	et: 22h		Sets the charging current, end of charge voltage and battery temp. supervision. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	BAT_TEMP_OFF	0	R/W	0: enables 15uA suppl 1: disables supply	ly for external 100k NTC resistor		
6:4	CHG_I	000	R/W	set maximum charging 111: 400 mA 110: 350 mA 101: 300 mA 100: 250 mA 011: 200 mA 010: 150 mA 001: 100 mA	current		
3:1	CHG_V	000	R/W	set maximum charger v 111: 4.25 V 110: 4.2 V 001: 3.95 V 000: 3.9 V	oltage in 50mV steps		
0	CHG_OFF	0	R/W	0: enables Charger 1: disables Charger			



Table 86 First Interrupt Register

Name			Base	se Default		
IRQ_	ENRD_0		2-wir	re serial 00h		
		First Interru	upt Regis	Register		
Offse	et: 23h	interrupts, w register at th	Please be aware that writing to this register will enable/disable the correspond interrupts, while with reading you get the actual interrupt status and will clear register at the same time. It is not possible to read back the interrupt enable/d settings. This register is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description		
7	CVDD2_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike CVDD2 occurs 0: disable 1: enable		
	CVDD2_UNDER	Х	R		-5% under-voltage at CVDD1 occurs	
6	CVDD2_EN_IRQ	0	W	Enables interrupt for or CVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	CVDD2_OVER	Х	R	This bit is set when a +	-8% over-voltage at CVDD1 occurs	
5	CVDD1_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spi CVDD1 occurs 0: disable 1: enable		
	CVDD1_UNDER	Х	R		-5% under-voltage at CVDD1 occurs	
4	CVDD1_EN_IRQ	0	W	Enables interrupt for over-voltage/under-voltage supervision CVDD1 0: disable 1: enable		
	CVDD1_OVER	Х	R		-8% over-voltage at CVDD1 occurs	
3	PVDD2_EN_SD	0	W		AFE when a -10% under-voltage spike at	
	PVDD2_UNDER	Х	R	This bit is set when a -	-5% under-voltage at PVDD2 occurs	
2	PVDD2_EN_IRQ	0	W	PVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	PVDD2_OVER	Х	R		-5% over-voltage at PVDD2 occurs	
1	PVDD1_EN_SD	0	W	PVDD1 occurs 0: disable 1: enable	AFE when a –10% under-voltage spike at	
	PVDD1_UNDER	Х	R		-5% under-voltage at PVDD1 occurs	
0	PVDD1_EN_IRQ	0	W	Enables interrupt for or PVDD1 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	PVDD1_OVER	х	R		-5% over-voltage at PVDD1 occurs	



Table 87 Second Interrupt Register

Name			Base		Default	
IRQ_	ENRD_1		2-wir	ire serial 00h		
		Second Inte	errupt Re	gister		
Offse	et: 24h	interrupts, w register at th	hile with re ie same tir	eading you get the actual me. It is not possible to re is reset at a DVDD-POR.	I enable/disable the corresponding I interrupt status and will clear the ead back the interrupt enable/disable	
Bit	Bit Name	Default	Access	Bit Description		
7	SD_TIME	0	R/W		the emergency shut-down time from shut-down of AS3517 is invoked by a RUP input pin.	
6		0	n/a			
5	PWRUP_IRQ	0	W	the PWRUP input pin of 0: disable 1: enable		
		x	R		er a high level of min. BVDD/3 at the rs (PWRUP pin is commonly connected)	
4	WAKEUP_IRQ	0	W	Enables interrupt which RTC wake-up counter of 0: disable 1: enable	h is invoked whenever a wake-up from occurs	
		X	R	This bit is set when a wake-up has been invoked by the RTC wake-up counter.		
3	VOXM2_IRQ	0	W	Enables interrupt which threshold at MIC2 inpu 0: disable 1: enable	h is invoked by reaching a voltage t (voice activation)	
		х	R	This bit is set when a value at MIC2 has been reac	voltage threshold of 5mV _{RMS} (unfiltered) hed (voice activation)	
2	VOXM1_IRQ	0	W	threshold at MIC1 inpu 0: disable 1: enable		
		X	R	at MIC1 has been reac		
1	CVDD3_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spik CVDD2 occurs 0: disable 1: enable		
	CVDD3_UNDER	Х	R		-5% under-voltage at CVDD1 occurs	
0	CVDD3_EN_IRQ	0	W	CVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of	
	CVDD3_OVER	х	R	This bit is set when a +	+8% over-voltage at CVDD1 occurs	



Table 88 Third Interrupt Register

Name				ase Default			
IRQ	ENRD_2		2-wir	re serial 00h			
_	-	Third Interr	Third Interrupt Register				
Offse	et: 25h	Please be aw interrupts, wh register at th	rare that with response to	writing to this register will enable/disable the corresponding reading you get the actual interrupt status and will clear the ime. It is not possible to read back the interrupt enable/disable is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description			
7			attery temperature exceeds 45°C be enabled if the charger block and pervision is disabled				
		X	R		below 45°C was too high and the charger was will be turned on again, when the		
6	CHG_EOC (level)	0	W	disabled	be enabled if the charger block is		
		х	R	nominal current, turn o	progress e, charging current is below 10% of		
5	CHG_STATUS	Х	R	0: no charger input sou	rce connected e connected, also valid if charger is		
4	CHG_CHANGED (status change)	0	W	Charger input status cl 0: disable			
		Х	R	0: charger input status	nange interrupt reading not changed changed, check CHG_STATUS		
3	USB_STATUS	Х	R	O: no USB input connected 1: USB input connected, also valid if USB is connected during wakeup. The threshold can be set in the USB_UTIL register (1Ah)			
2	USB_CHANGED (status change)		W	of VBUS pin. The thres	on a low to high or high to low change shold can be set in the USB_UTIL		
		Х	R	USB input status chang 0: USB input status no 1: USB input status ch	' '		



Name			Base		Default
IRQ_ENRD_2			2-wir	e serial	00h
		Third Inter	rupt Regi	ster	
Offset: 25h		interrupts, v register at t	Please be aware that writing to this register will enable/disable the corres interrupts, while with reading you get the actual interrupt status and will c register at the same time. It is not possible to read back the interrupt ena settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description	
1	RVDD_LOW (level)	x	R	0: disable 1: enable Real time clock supply 0: RTC supply o.k. 1: RTC supply (RVDD) The interrupt gets set i the interrupt is not enal change of the battery c or shutdown. For a vali	(RVDD) under-voltage interrupt setting interrupt reading was low, RTC not longer valid n hibernation or during power-up even if bled thus allowing to recognise a connected to BVDDR during hibernation d reading, the interrupt has to be
0	BVDD_LOW (level)	0 x	W R	enabled first. BVDD under-voltage supervisor interrupt setting 0: disable 1: enable BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (24h)	



Table 89 Fourth Interrupt Register

Name			Base		Default	
IRQ	ENRD_3			re serial 0x00		
		Fourth Int	errupt Re	t Register		
	et: 26h	Please be a interrupts, register at the settings. The	aware that while with r	writing to this register wil eading you get the actua me. It is not possible to r is reset at a DVDD-POR.	I enable/disable the corresponding I interrupt status and will clear the ead back the interrupt enable/disable .	
Bit	Bit Name	Default	Access			
7	JTEMP_HIGH (level)	0	W	0: disable 1: enable	er-temperature interrupt setting	
		X	R	0: chip temperature be 1: chip temperature ha	er-temperature interrupt reading slow threshold as reached the threshold set in the SUPERVISOR register (21h)	
6		0	n/a			
5	HPH_OVC (level)	0	W	disabled	be enabled if the headphone block is	
		x	R	Headphone over-current interrupt reading 0: no over-current detected 1: headphone over-current detected, headphone amp shut down. The current thresholds are 150mA at HPF pin or 300mA at HPCM pin. The shut-down time can HPH_OUT_R register (0x02)		
4	I2S_STATUS	Х	R	0: no LRCK on I2S interface detected 1: LRCK on I2S interface present		
3	I2S_CHANGED (status change)	0	W	I2S input status chang 0: disable 1: enable		
		х	R	I2S input status change interrupt reading 0: I2S input status not changed 1: I2S input status changed, check I2S_status		
2	MIC2_CONNECT (level)	0	W	-	detection interrupt setting	
		x	R	Microphone 2 connect 0: no microphone connect 1: microphone connect This interrupt is only in powered down. The IR microphone stage.	ted at MIC input. nvoked when the microphone stage is Q will be released after enabling the le during operation has to be done by	
1	MIC1_CONNECT (level)	0	W	Microphone 1 connect 0: disable 1: enable	detection interrupt setting	
		x	R	Microphone 1 connect detection interrupt reading 0: no microphone connected to MIC input 1: microphone connected at MIC input. This interrupt is only invoked when the microphone stage is powered down. The IRQ will be released after enabling the microphone stage. Detecting a microphone during operation has to be done by measuring the supply current.		



Name			Base		Default
IRQ_	IRQ_ENRD_3			e serial	0x00
		Fourth Inte	errupt Reg	jister	
Offset: 26h inte		interrupts, v register at t	Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disab settings. This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description	
0	HPH_CONNECT	0	W	Headphone connect de	tection interrupt setting
	(level)			0: disable	
				1: enable	
		X	R	Headphone connect de	tection interrupt reading
				0: no headphone conne	ected
				1: headphone connected	
				This interrupt is only in	voked when the headphone stage is
				powered down. The IRC	Q will be released after enabling the
				headphone stage.	
				Detecting a headphone	during operation is not possible.



Table 90 Fifth Interupt Register

Name			Base		Default	
IRQ_	ENRD_4		2-wir	ire serial 0x00		
		Fifth Interru	pt Regis	Register		
Offse	et: 27h	interrupts, wh	Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.			
Bit	Bit Name		Access	Bit Description		
7:6	T_DEB<1:0>	00	R/W	Sets the USB and Charger connect de-bounce time: 00: 340ms 01: 170ms 10: 85ms 11: 4ms		
5	XIRQ_AH	0	R/W	Sets the active output: 0: IRQ is active low 1: IRQ is active high	state of the XIRQ line:	
4	XIRQ_PP	0	R/W	Sets the XIRQ output buffer type: 0: IRQ output is open drain 1: IRQ output is push pull		
3	REM2_DET (edge)	0	W	Microphone 2 remote key press detection interrupt sett 0: disable 1: enable		
		х	R	0: no key press detected 1: Microphone 2 supply	ey press detection interrupt reading ed / current got increased, remote key sure MICS supply current	
2	REM1_DET (edge)	0	W	-	ey press detection interrupt setting	
		х	R	0: no key press detected 1: Microphone 1 supply	ey press detection interrupt reading ed / current got increased, remote key sure MICS supply current	
1	RTC_UPDATE (edge)	0	W	RTC timer interrupt set 0: disable 1: enable	ting	
			R	interrupt can be done v	curred occurred. Selecting minute or second via RTCT register (29h)	
0	ADC_EOC (edge)		W	ADC end of conversion 0: disable 1: enable		
		x R		ADC end of conversion 0: ADC conversion not 1: ADC conversion finis register to get the resu	finished shed. Read out ADC_0 and ADC_1	



Table 91 RTCV Register

Name			Base		Default
RTCV			2-wir	e serial	23h
Offe	et: 28h	RTC Volta	age Registe	er	
0113	J. 2011	This regist	er is reset at	t a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7:4	V_RVDD	0010	R/W	Selects the RVDD output voltage level (1V to 2.5V) Default: 1.2V RVDD= 1V + V RVDD*0.1V	
3:2					
1	RTC_ON	1	R/W	RTC counter clock control: 0: Disable clock for RTC counter 1: Enables clock for RTC counter	
0	OSC32_ON	1	R/W	Switches the 32kHz oscillator ON A 32kHz watch crystal not be connected to pins XIN32/XOUT32 0: Disable 32kHz oscillator 1: Enables 32kHz oscillator	

Table 92 RTCV Register

Name			Base		Default		
RTCT 2			2-wir	e serial	40h		
Offse	et: 29h	RTC Timir	RTC Timing Register				
00	JU 2011	This registe	This register is reset at a RVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	IRQ_MIN	0	R/W	0: generates an interr	upt every second		
				1: generates an interru	pt every minute		
				The interrupt has to be	enable in IRQ_ENRD_4 (27h)		
6:0	RTC_TBC<6:0>	1000000	R/W	These bits are used to	correct the inaccuracy of the used		
				32kHz crystal.	32kHz crystal.		
				Trimming register for RTC, 128 steps @ 7.6ppm			
				000000: 1 (7.6ppm)	,		
				000001: 2 (15.2ppm)			
				100000: 64 (488ppm)			
				111110: 126 (960.8ppm			
				111111: 127 (968.4ppm	1)		

Table 93 RTC_0 to RTC_3 Register

Name			Base		Default		
RTC_0 to RTC_3			2-wire	e serial	00 00 00 00h		
Offset: 2Ah to 2Dh		RTC Time-I	RTC Time-base Seconds Register				
		This register					
Adr.	Byte Name	Default	Access	ss Bit Description			
2Ah	RTC_0	00h	R/W	QRTC<7:0>; RTC seco	nds bits 0 to 7		
2Bh	RTC_1	00h	R/W	QRTC<15:8>; RTC sec	onds bits 8 to 15		
2Ch	RTC_2	00h	R/W	QRTC<23:9>; RTC seconds bits 9 to 23			
2Dh	RTC_3	00h	R/W QRTC<31:24>; RTC seconds bits 24 to 31		conds bits 24 to 31		



Table 94 ADC_0 Register

Name			Base		Default		
ADC_0			2-wire	e serial	0000 00xx		
		First 10-bit	First 10-bit ADC Register				
Offse	et: 2Eh		Writing to this register will start the measurement of the selected source.				
			This register is reset at a DVDD-POR, exception are bit 8 and 9.				
Bit	Bit Name	Default	Access	Bit Description			
7:4	ADC_Source	00000000	R/W	Selects ADC input sour 0000: CHGOUT 0001: BVDDR 0010: defined by DC_T 0011: CHGIN 0100: VBUS 0101: BatTemp 0110: MIC1S 0111: MIC2S 1000: VBE_1uA 1001: VBE_2uA 1010: I_MIC1S 1011: I_MIC1S 1101: reserved 1110: reserved 1101: reserved			
3:2		00	n/a				
1:0	ADC<9:8>	XX	R/W	ADC result bit 9 to 8			

Table 95 ADC_1 Register

Name			Base		Default	
ADC_1			2-wire serial		xxxx xxxx	
Offset: 2Fh		Second 10-bit ADC Register				
		This register is not reset.				
Bit	Bit Name	Default	Access	Bit Description		
7:0	ADC<7:0>	XXXX XXXX	R/W	ADC result bit 7 to 0		

Table 96 UID_0 to UID_7 Register

Name			Bas	е	Default	
UID_0 to UID_7			2-wi	re serial	n/a	
Offset: 38h to 3Fh		Unique ID Register				
		This register is read only and is not reset.				
Adr.	Byte Name	Default	Access	Bit Description		
38h	UID_0	n/a	R	Unique ID byte 0		
39h	UID_1	n/a	R	Unique ID byte 1		
3Ah	UID_2	n/a	R	Unique ID byte 2		
3Bh	UID_3	n/a	R	Unique ID byte 3		
3Ch	UID_4	n/a	R	Unique ID byte 4		
3Dh	UID_5	n/a	R	Unique ID byte 5		
3Eh	UID_6	n/a	R	Unique ID byte 6		
3Fh	UID_7	n/a	R	Unique ID byte 7		



10 Typical Application

Figure 32 Typical Application Schematic 1





Figure 33 Typical Application Schematic 2





11 Copyright

Copyright © 2008, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks of their respective companies.

12 Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

13 Contact Information

Headquarters:

austriamicrosystems AG Business Unit Communications A 8141 Schloss Premstätten, Austria T. +43 (0) 3136 500 0 F. +43 (0) 3136 5692 info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

www.austriamicrosystems.com

