AS3518 Stereo Audio Codec with enhanced System Power Management

1 General Description

The AS3518 is an ultra low power stereo audio codec and is designed for Portable Digital Audio Applications.

It allows playback and recording in CD quality. With one microphone (including pre-amplifier and supply for an electret microphone) and three line inputs, it allows connecting a variety of audio inputs. The different audio signals can be mixed via an 8-channel mixer and fed to either a headphone output for $16\Omega/32\Omega$ headsets or a line output.

Further the device offers advanced power management functions. All necessary ICs and peripherals in a Digital Audio Player are supplied by the AS3518. It features 2 DCDC converters for core and memory/periphery supply as well as 4 LDOs. The different regulated supply voltages are programmable via the serial control interface.

The step-up converter for the backlight can operate up to 15V (with an external transistor even higher) in voltage and current control mode. An internal voltage protection is limiting the output voltage in the case of external component failures.

AS3518 also contains a Li-Ion battery charger with constant current, constant voltage and trickle charging. The maximum charging current is 460mA.

The AS3518 has an on-chip, phase locked loop (PLL) which generates the needed internal CODEC master clock. I2S Frame and shift-clock have to be applied from the processor for playback and recording.

Further the AS3518 has an independent 32kHz real time clock (RTC) on chip which allows a complete power down of the system CPU while only consuming less than 1μ A. An internal switch automatically switches between the RTC backupbattery and main battery supply.

The single supply voltage may vary from 1.0V to 5.5V. For operations below 3.0V the integrated step-up converter is used to generate a 3V supply rail.

2 Key Features

2.1 Audio

- Audio power consumption:
 - 17mW: 95dB DAC to Headphone @ 2.9V, 32Ω

austriamicrosystems

- Sigma Delta Converters
 - DAC:
 - 95dB SNR ('A' weighted) @ 2.9V
 - ADC:
 - 92dB SNR ('A' weighted) @ 2.9V
 - Sampling Frequency:
 - DAC: 8-48kHz
 - ADC: 8-48kHz
- 1 Microphone Input
 - 3 gain pre-setting (28dB/34dB/40dB) and AGC
 - 32 gain steps @1.5dB and MUTE
 - supply for electret microphone
 - microphone detection
 - remote control by switch
- 3 Line Inputs
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - stereo or 2x mono or mono differential
- Audio Mixer
 - 8 channel input/output mixer with AGC
 - mixes line inputs and microphones with DAC
 - left and right channels independent
- Line Output
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 1Vp @10kΩ
 - Stereo 2*5mW to 16ohm
 - Differential 10mW to 32ohm (earpiece)
- High Efficiency Headphone Amplifier
 - volume control via serial interface
 - 32 steps @1.5dB and MUTE
 - 2x60mW @16Ω driver capability@ 2.9V supply
 - THD -72dB @32Ω; 2.9V
 - headphone and over-current detection
 - phantom ground eliminates large capacitors



2.2 Power Management

- Voltage Generation
 - step up for system supply (3.0-3.6V, 150mA)
 - step down for CPU core (0.65V-3.4V, 250mA)
 - step down for peripheral (0.65V-3.4V, 250mA)
 - LDO1 for AFE supply (2.9V, 100mA)
 - LDO2 for AFE supply (2.9V, 100mA)
 - LDO3 for peripherals (1.2V-3.5V, 100/200mA)
 - LDO4 for peripherals (1.2V-3.5V, 100/200mA)
 - VBUS comparator
 - separate input for LDO3
 - power supply supervision
 - hibernation modes
 - 5sec and 10sec emergency shut-down
- Backlight Driver
 - step up for backlight (15V (25V))
 - current control mode (1.2-36mA)
 - voltage control mode
 - 1 current sink
 - automatic dimming
 - over-voltage protection
- Battery Charger
 - automatic trickle charge (55mA)
 - prog. constant current charging (55-460mA)
 - prog. constant voltage charging (3.9V-4.25V)
 - current limitation for USB mode


2.3 General

- Supervisor
 - automatic battery monitoring with interrupt generation and selectable warning level
 - automatic temperature monitoring with interrupt generation and selectable warning and shutdown levels
- Real Time Clock
 - ultra low power 32kHz oscillator
 - 32bit RTC sec counter, 96 days auto wake-up
 - selectable alarm (seconds or minutes)
 - 128bit free SRAM for random settings
 - 32kHz clock output to peripheral
 - voltage generation
 - trim able oscillator
 - <1uA total power consumption
- General Purpose ADC
 - 10bit resolution
 - 19 inputs analog multiplexer
- Interfaces
 - 2 wire serial control interface
 - reset pin with selectable delay, power good pin
 - 64bit unique ID (OTP)
 - 25 different interrupts
- Package CTBGA64 [7x7x1.1mm] 0.8mm pitch

3 Applications

Portable Digital Audio/Video Player and Recorder PDA, Smartphone

Figure 1 AS3518 Block Diagram





Contents

1 General Description	1
2 Key Features	1
2.1 Audio	1
2.2 Power Management	2
2.3 General	2
3 Applications	2
4 Pinout	
4.1 Pin Assignment CTBGA64	6
4.2 Pin Description	
5 Absolute Maximum Ratings (Non-Operating)	9
6 Electrical Characteristics	
6.1 General Parameter	
6.2 Operating Currents	
6.3 Temperature Range	
6.4 Audio Specification	12
7 Typical Operating Characteristics	
8 Detailed Description	
8.1 Audio Functions	
8.1.1 Audio Line Inputs (3x)	
8.1.2 Microphone Input	
8.1.3 Audio Line Output	18
8.1.4 Headphone Output	
8.1.5 DAC, ADC and I2S Digital Audio Interface	
8.1.6 Audio Output Mixer	
8.1.7 2-Wire-Serial Control Interface	
8.2 Power Management Functions	
8.2.1 3V Step-Up Converter	
8.2.2 Low Drop Out Regulators	
8.2.3 DCDC Step-Down Converter (2x)	
8.2.4 Charger	
8.2.5 15V Step-Up Converter	
8.3 SYSTEM Functions	
8.3.1 SYSTEM	
8.3.2 Hibernation	
8.3.3 Supervisor	
8.3.4 Interrupt Generation	
8.3.5 Real Time Clock	
8.3.6 10-Bit ADC	
8.3.7 Unique ID Code (64 bit OTP ROM)	48
8.4 Register Description	
9 Application Information	
10 Package Drawings and Marking	79
10.1 CTBGA64	
10.2 Wafer & Die	
11 Ordering Information	83

austriamicrosystems

Data Sheet, Confidential

Revision History

Revision	Date	Owner	Description
1.0	5.10.2007	pkm	changed chip version to V22, in system register and ordering information
			changed PVDD1 start-up voltage to 3.3V
			added audio block typical current consumptions
			extended features description
			added PMOS description for DCDC3V
			extended ordering information for tray delivery
			updated application information
1.1	13.8.2007	pkm	changed chip version to V23, in system register and ordering information

4 Pinout

4.1 Pin Assignment CTBGA64

Figure 2 Ball Assignment CTBGA64

	1	2	3	4	5	6	7	8	
A	SW15V	VSS3V	SW3V	BVDD3V	HPL	VSSH	НРСМ	LOUTR	A
в	BVDDC1	VSS15V	VB1V	CRES	HPR	BVDDH	HPGND	LOUTL	В
с	LXC1	CVDD1	ISINK	VBUS	LIN1R	MICS	MICP	MICN	с
D	CVSS12	HBT	Q32K	PWGD	LIN1L	LIN2R	LIN3R	AGND	D
Е	LXC2	CVDD2	XIRQ	LRCK	SDI	LIN2L	LIN3L	VREF	E
F	BVDDC2	BVDD	BVDDP1	SCLK	SDO	VPRG1	AVDD	AVSS	F
G	PVDD2	PVDD1	BATTEMP	DVDD	CSDA	XRES	RVDD	BVDDR	G
н	CHGOUT	CHGIN	DVSS	FVDD	CSCL	PWRUP	XIN32K	XOUT32K	н
	1	2	3	4	5	6	7	8	



4.2 Pin Description CTBGA64

Table 1 Pinlist CTBGA64

D8AGNDF7AVDDF8AVSSG3BATTEMPA4BVDD3VF2BVDDB6BVDDHB1BVDDC1F1BVDDC2F3BVDDP1G8BVDDRH2CHGINH1CHGOUTB4CRESH5CSCLG5CSDAC2CVDD1E2CVDD2D1CVSS12G4DVDDH3DVSSH4FVDDD2HBTA7HPCMB7HPRC3ISINKD5LIN1LC5LIN1RE6LIN2RE7LIN3RB8LOUTL	Analog I/OSupplySupplyAnalog I/OSupplySupplySupplySupplySupplySupplySupplySupplySupplyAnalog InputAnalog OutputAnalog UtputAnalog InputAnalog InputAnalog InputAnalog InputAnalog InputSupplySupplyDigital input with pull upDigital I/O with pull upAnalog InputSupplySupplySupplySupplySupplyDigital input with pull downAnalog OutputAnalog I/O	Analog Reference Voltage (AVDD/2) buffer cap terminalAnalog Circuit VDD, connected to LDO1 on BGA substrateAnalog Circuit VSSCharger Battery Temperature Sensor input (100kΩ NTC)Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply Terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
8 AVSS G3 BATTEMP A4 BVDD3V F2 BVDD G4 BVDD3V F2 BVDD G6 BVDDC1 G7 BVDDC1 G7 BVDDC2 G8 BVDDP1 G8 BVDDR G2 CHGIN G3 BVDDR G2 CHGIN G4 CRES G5 CSDA C2 CVDD1 G2 CVDD2 G4 DVDD G3 DVSS G4 FVDD G2 HBT A7 HPGND A5 HPL G5 LIN1L G5 LIN1R G6 LIN2R G7 LIN3R	Supply Analog I/O Supply Analog Input Analog Output Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Digital input with pull down Analog Output	Analog Circuit VSSCharger Battery Temperature Sensor input (100kΩ NTC)Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Charger Positive (Battery) Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
G3 BATTEMP A4 BVDD3V F2 BVDD B4 BVDD3V F2 BVDD B6 BVDD1 B6 BVDDC1 F1 BVDDC2 F3 BVDDC1 F3 BVDDC1 F3 BVDDC1 F3 BVDDC1 G4 BVDDC2 F3 BVDDR F2 CHGIN F1 CHGOUT G4 CRES F5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 G4 DVDD G5 CSS12 G4 DVDD G3 DVSS F4 FVDD G2 HBT A7 HPGND A5 HPR G3 ISINK G5 LIN1L G5 LIN2L G6 LIN3L	Analog I/O Supply Supply Supply Supply Supply Supply Supply Supply Supply Analog Input Analog Output Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Digital input with pull down Analog Output	Charger Battery Temperature Sensor input (100kΩ NTC)Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply Terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
A4 BVDD3V E2 BVDD B36 BVDDH B4 BVDDC1 B1 BVDDC2 B3 BVDDC2 B3 BVDDP1 B4 BVDDR CHGIN CHGOUT CHGOUT CVCD1 CVDD1 CVSS12 CVDD1 CVSS12 D1 CVSS12 D4 DVDD D2 HBT A7 HPGND B5 HPR D3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3R	Supply Supply Supply Supply Supply Supply Supply Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Analog Input Analog Input Analog Input Analog Input Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply Terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
F2 BVDD B6 BVDDH B1 BVDDC1 F1 BVDDC2 F3 BVDDP1 G8 BVDDP1 G8 BVDDR F2 CHGIN F1 CHGON F2 CHGIN F1 CHGOUT G4 CRES F5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 G4 DVDD F3 DVSS F4 FVDD G4 FVDD G5 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR G3 ISINK G5 LIN1L C5 LIN2R G6 LIN2R G7 LIN3R	Supply Supply Supply Supply Supply Supply Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Supply Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal, 5.5V max.Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply Terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
B6 BVDDH B1 BVDDC1 F1 BVDDC2 F3 BVDDP1 G8 BVDDP1 G8 BVDDR H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Supply Supply Supply Supply Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal of HP Amplifier, 5.5V max.Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply Terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
B1 BVDDC1 F1 BVDDC2 F3 BVDDP1 G8 BVDDR H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Supply Supply Supply Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Supply Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal of DCDC1, 5.5V max.Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
F1 BVDDC2 F3 BVDDP1 G8 BVDDR H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDSS H4 FVDD D2 HBT A7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3R	Supply Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal of DCDC2, 5.5V max.Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
F3 BVDDP1 G8 BVDDR H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Supply Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	Positive (Battery) Supply Terminal of LDO3, 5.5V max.RTC Positive (Battery) Supply terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
G8 BVDDR H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3R	Supply Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	RTC Positive (Battery) Supply terminal, 5.5V maxCharger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
H2 CHGIN H1 CHGOUT B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3R	Analog Input Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Digital input with pull down Analog Output	Charger Positive Supply Terminal, 5.5V maxCharger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
H1 CHGOUT 34 CRES 15 CSCL 35 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 34 DVD 13 DVSS 14 FVDD D2 HBT A7 HPGND A5 HPL 35 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Analog Output Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Digital input with pull down Analog Output	Charger Output prog. for Ichg 50-480mA or Vchg 3.9-4.25VCapacitor input for setting detect delayClock Input of two wire interfaceData I/O of two wire interfaceCVDD1 and Feedback pinCVDD2 and Feedback PinCVDD1+2 StepDown Neg. Supply terminalDigital Circuit VDD, connected to LDO2 on BGA substrateDigital Circuit VSSADC&DAC Digital Circuit VDD (1.8-3.6V)Heartbeat Input for CPU supervisionHeadphone Common GND Output for DC-coupled speakers
B4 CRES H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3R	Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Digital input with pull down Analog Output	Capacitor input for setting detect delay Clock Input of two wire interface Data I/O of two wire interface CVDD1 and Feedback pin CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
H5 CSCL G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2R E7 LIN3L D7 LIN3R	Analog I/O Digital input with pull up Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Digital input with pull down Analog Output	Capacitor input for setting detect delay Clock Input of two wire interface Data I/O of two wire interface CVDD1 and Feedback pin CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
G5 CSDA C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	Clock Input of two wire interface Data I/O of two wire interface CVDD1 and Feedback pin CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Digital I/O with pull up Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	Data I/O of two wire interface CVDD1 and Feedback pin CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
C2 CVDD1 E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Analog Input Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	CVDD1 and Feedback pin CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
E2 CVDD2 D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Analog Input Supply Supply Supply Supply Digital input with pull down Analog Output	CVDD2 and Feedback Pin CVDD1+2 StepDown Neg. Supply terminal Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
D1 CVSS12 G4 DVDD H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Supply Supply Supply Supply Digital input with pull down Analog Output	Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Supply Supply Supply Digital input with pull down Analog Output	Digital Circuit VDD, connected to LDO2 on BGA substrate Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
H3 DVSS H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Supply Supply Digital input with pull down Analog Output	Digital Circuit VSS ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
H4 FVDD D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN3L D7 LIN3R	Supply Digital input with pull down Analog Output	ADC&DAC Digital Circuit VDD (1.8-3.6V) Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
D2 HBT A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3R	Digital input with pull down Analog Output	Heartbeat Input for CPU supervision Headphone Common GND Output for DC-coupled speakers
A7 HPCM B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1L C6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Output	Headphone Common GND Output for DC-coupled speakers
B7 HPGND A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1L C6 LIN2L D6 LIN3L D7 LIN3R		
A5 HPL B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R		Headphone Amplifier reference buffer cap terminal
B5 HPR C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Output	Headphone Amplifier Output Left Channel
C3 ISINK D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Output	Headphone Amplifier Output Right Channel
D5 LIN1L C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Output	DCDC15V Load Current Sink terminal (e.g. white LED)
C5 LIN1R E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Input	Line Input 1 Left Channel
E6 LIN2L D6 LIN2R E7 LIN3L D7 LIN3R	Analog Input	Line Input 1 Right Channel
D6 LIN2R E7 LIN3L D7 LIN3R	Analog Input	Line Input 2 Left Channel
E7 LIN3L D7 LIN3R	Analog Input	Line Input 2 Right Channel
D7 LIN3R	Analog Input	Line Input 3 Left Channel
	Analog Input	Line Input 3 Right Channel
	Analog Output	Line Output Left Channel
A8 LOUTR	Analog Output	Line Output Right Channel
E4 LRCLK	Digital input with pull down	I2S Left/Right Clock
C1 LXC1	Digital output	CVDD1 StepDown switch output to coil
EXC1	Digital output	CVDD2 StepDown switch output to coil
C8 MICN	Analog Input	Microphone Input N
C7 MICP	Analog Input	Microphone Input P
C6 MICS	Analog I/O	Microphone Supply (2.95V) / Remote Input
G2 PVDD1	Analog Output	LDO3 Regulator Output
G1 PVDD1	Analog Output	LD03 Regulator Output
D4 PWGD	Digital I/O multiplexed	Power Good, SPDIF, PLL clock, PWM digital output.
		Configurable as open drain or push pull.
		Master CLK digital input (e.g. from CPU)
H6 PWRUP		
D3 Q32K	Digital input with pull down	Power Up input



Ball	PinName	Туре	Function
			open drain or push pull.
G7	RVDD	Analog Output	RTC Supply Regulator Output prog. to 1.0-2.5V
F4	SCLK	Digital input with pull down	I2S Shift Clock
E5	SDI	Digital input with pull down	I2S Data Input to DAC
F5	SDO	Digital output	I2S Data output from ADC
A1	SW15V	Analog Output	DCDC15V switch terminal
A3	SW3V	Aout	DCDC3V Switch terminal
B3	VB1V	Supply	Battery supply input for single cell application
F6	VPRG1	Analog Input	5 State Prog Input to define power up sequence
E8	VREF	Analog I/O	Analog Reference (filtered AVDD) decoupling cap terminal
C4	VBUS	Analog I/O	USB supply terminal for supervision
B2	VSS15V	Supply	DCDC15V Neg. Supply terminal
A2	VSS3V	Supply	DCDC3V Neg. Supply terminal
A6	VSSH	Supply	Headphone Amplifier Neg. Supply terminal
H7	XIN32K	Analog I/O	32kHz RTC Oscillator Crystal terminal
E3	XIRQ	Digital output	Interrupt Request Output. Configurable as open drain or push pull, active high or active low
H8	XOUT32K	Analog I/O	32kHz RTC Oscillator Crystal terminal
G6	XRES	Digital output open drain	Reset Output

5 Absolute Maximum Ratings (Non-Operating)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Electrical Characteristics" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device should be operated under recommended operating conditions.

Symbol	Parameter	Min	Max	Unit	Comments
VIN_VB1V	single cell supply voltage	-0.5	5.0	V	Applicable for pin VB1V
Vin_5v	5V pins	-0.5	7.0	V	Applicable for pins BVDD, BVDDH, BVDDC1, BVDDC2, BVDDR, BVDDP1, CHGIN, CHGOUT, VBUS
Vin_3v	3V pins	-0.5	5.0	V	Applicable for pin FVDD
VIN_SW15	15V pin	-0.5	17	V	Applicable for pin SW15V
Vin_vss	Voltage difference at VSS terminals	-0.5	0.5	V	Applicable for pins CVSS15V, CVSS12, VSSH, AVSS, DVSS
Vin_dvdd	3.3V pins with diode to DVDD	-0.5	5.0 DVDD+0.5	V	Applicable for pins LRCK, SCLK, SDI, VPRG1, BATTEMP, XIRQ, XRES, PWGD, Q32K, HBT
V _{IN_xDVDD}	pins with no diode to DVDD	-0.5	7.0V	V	Applicable for pins CSCL, CSDA, PWRUP
Vin_avdd	3.3V pins with diode to AVDD	-0.5	5.0 AVDD+0.5	V	Applicable for pins HPCM, HPGND, LOUTL/R, VREF, AGND, LIN1L/R, LIN2L/R, LIN3L/R, MICP/N, MICS
$V_{\text{IN}_{\text{REG}}}$	voltage regulator pins with diodes to BVDD	-0.5	5.0 BVDD+0.5	V	Applicable for pins AVDD, DVDD, PVDD1/2, CVDD1/2
$V_{\text{IN}_{\text{RVDD}}}$	3.3V pins with diode to RVDD	-0.5	5.0 RVDD+0.5	V	Applicable for pins XIN32K, XOUT32K
Vin_bvdd	pins with diode to BVDD	-0.5	7.0 BVDD+0.5	V	Applicable for pins HPR/L, SW3, ISINK, RVDD
Iscr	Input Current (latchup immunity)	-100	100	mA	Norm: JEDEC 17
ESD	Electrostatic Discharge HBM		+/-1	kV	Norm: JEDEC JESD22-A114C
Pt	Total Power Dissipation (all supplies and outputs)		640	mW	Valid for CTBGA64 package
Н	Humidity non-condensing	5	85	%	

Table 2 Absolute Maximum Ratings

Table 3 Soldering Conditions

Symbol	Parameter	Min	Max	Unit	Comments
T _{body}	Package Body Temperature		260	°C	Norm IPC/JEDEC J-STD-020C, reflects moisture sensitivity level only
T_{peak}	Solder Profile*	235	245	°C	
D _{well}	Solder i Tollie	30	45	s	above 217 °C
MSL	Moisture Sensitive Level	3		1	Represents a max. floor live time of 168h

* austriamicrosystems AG strongly recommends to use underfill.

6 Electrical Characteristics

6.1 General Parameter

Table 4 Operating conditions for supply voltages

Symbol	Parameter	Contition	Min	Тур	Max	Unit
VB1V	DCDC Supply Voltage		1.0	1.5	3.6	V
BVDDx	Battery Supply Voltage BVDD, BVDDH, BVDDC1, BVDDC2, BVDDP1		3.0	3.6	5.5	V
BVDDR	RTC Supply Voltage		1.35	3.6	5.5	V
FVDD	Filter Supply Voltage		1.8		3.6	V
VBUS	USB VBUS Voltage			5.0	5.5	V
CHGIN	Charger Supply Voltage		4.5		5.5	V
DVDD	Digital Supply Voltage	Digital Audio Supply Voltage (LDO2)	2.8	2.9	3.6	V
AVDD	Analogue Supply Voltage	Analog Audio Supply Voltage (LDO1)	2.8	2.9	3.6	V
AGND	Analogue Ground Voltage	Internally generated		AVDD/2		
V _{DELTA} -	Difference of Negative Supplies VSS3V, VSS15V, VSSH, AVSS, DVSS		-0.1		0.1	V
Vdelta+	Difference of Positive Supplies	AVDD-DVDD	-0.25		0.25	V

 Table 5
 Electrical Specification of other function blocks

Symbol	Parameter	Note	Min	Тур	Max	Unit
V _{POR_ON}	Power-on Reset Activation	Power-on Reset activation level		2.15		V
VPOR_ON	Level	when DVDD decreases		2.15		v
Vpor_off	Power-on Reset Release	Power-on Reset release when		2.0		V
VPOR_OFF	Level	DVDD increases		2.0		v
VPOR_HY	Power-on Hysteresis			100		mV
flrclk_wd	LRCLK Watchdog		2	4.1	8	kHz
ton_delay	Delay Time of pin PWRUP	Minimum key press time		80		ms
Vacabi	Digital Output Driver	Pins XRES, XIRQ,			0.3	V
V_{DO_DL}	Capability (drive LOW)	PWGD @ 8mA, SDO			0.5	v
Vdo dh	Digital Output Driver	Pins XRES, XIRQ @ 8mA,	2.6			V
V DO_DH	Capability (drive HIGH)	push/pull mode only, SDO	2.0			v
IPU	Internal Pull-up Current	Pins XRES, XIRQ, PWGD, Q32K;	6	10	18	μA
IPU	Source	@0V	0	10	10	μA
Vpwrup_l	Input Level LOW,	Pin PWRUP, BVDD>3V			0.5	V
		Pin PWRUP, BVDD>3V	BVVD/			V
Vpwrup_h	Input Level HIGH		3			•
		Pin PWRUP, BVDD<=3V	1			V
R _{PWRUP}	Internal Pull-down Current Source	Pin PWRUP; @2.9V	2.5	7	19	uA
V_{DI_L}	Digital Input Level LOW	Pin HBT, SDI, SCLK, MCLK, LRCK		DVDD /2*0.3	0.42	V
Vdi_h	Digital Input Level HIGH	Pin HBT, SDI, SCLK, MCLK, LRCK	1.02	DVDD /2*0.7		V
Ipd	Internal Pull-down current source	Pin HBT; @2.9V	7	10	30	μA
fclk	Audio Clock Frequency	LRCK according to streamed audio data	8		48	kHz



6.2 Operating Currents

Table 6Supply currents

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{REF}	Reference supply current	all blocks off, only LDO1 & 2 on		350		uA
BIAS	Audio Bias current			130		uA
Isum	Summing stage current			135		uA
I _{LIN}	Line input stage current	no signal		140		uA
Іміс	Mic input stage current	no signal		715		uA
Imics	Mic Supply stage current	no load		215		uA
Ilout	Line output stage current	no load		450		uA
Idac_gs	DAC gain stage current	no signal		143		uA
IADC_GS	ADC gain stage current	no signal		143		uA
		no load		1.65		
	Headphone stage current	Bias reduction on, no load		1.12		
Інрн		CM buffer off, no load		1.12		mA
		Bias reduction on, CM buffer off,		0.77		
		no load		0.77		
		LRCK=48kHz		4.25		
		LRCK=44.1kHz		4.24		
DAC	DAC supply current	LRCK=32kHz		3.77		mA
		LRCK=16kHz		3.17		
		LRCK=8kHz		2.88		
		LRCK=48kHz, mono		4.24		
		LRCK=48kHz, stereo		6.77		
1	ADC supply surrent	LRCK=44.1kHz		6.50		mA
IADC	ADC supply current	LRCK=32kHz		5.64		mA
		LRCK=16kHz		4.52		
		LRCK=8kHz		3.96		1
IDAC->HP	DAC playback current	no load, 44.1kHz, including PMU		6.1		mA
Line->HP	Line Input playback current	no load, including PMU		1.7		mA
IRTC	RTC supply current			650		nA

BVDD = 3.3V, T_A = 25°C unless otherwise mentioned

6.3 Temperature Range

Table 7 Temperature Range

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb}	Operating temperature range		-20	25	85	°C
Tj	Junction temperature range		0		110	°C
R _{th}	Thermal Resistance	For CTBGA64 package		39		°C/W



6.4 Audio Specification


Table 8Audio Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DAC Inpu	t to Line Output					
FS	Full Scale Output	1kHz FS input		0.85		VRMS
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		93		dB
DR	Dynamic Range	A-weighted, no load, -60dB FS 1kHz input		91		dB
THD	Total Harmonic Distortion	1kHz -1dB FS input		-90		dB
Line Input	t to Line Output					
FS	Full Scale Output	1kHz 1V _{RMS} (-3dB FS) input		0.88		Vrms
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		92		dB
THD	Total Harmonic Distortion	1kHz 1V _{RMS} (-3dB FS) input		-92		dB
CS	Channel Separation			90		dB
DAC Inpu	t to HP Output		1	1		
		R _L = 32Ω		0.79		V _{RMS}
FS	Full Scale Output	R _L = 16Ω		0.78		VRMS
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		95		dB
DR	Dynamic Range	A-weighted, no load, -60dB FS 1kHz input		93		dB
		no load, 1kHz FS input		-91		dB
THD	Total Harmonic Distortion	Pout=20mW, RL= 32Ω, f=1kHz -1dB FS input		-72		dB
		Pout=40mW, RL= 16Ω, f=1kHz -1dB FS input		-68	-60	dB
~~		R _L = 32Ω		75		dB
CS	Channel Separation	R _L = 16Ω		60		dB
Line Input	t to HP Output		1	1		I
		R _L = 32Ω, 1kHz 1V _{RMS} (FS) input		0.84	1	Vrms
FS	Full Scale Output	R_L = 16 Ω , 1kHz 1V _{RMS} (FS) input		0.83		VRMS
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		96		dB
•••••		no load, 1kHz 1V _{RMS input}		-92		dB
THD	Total Harmonic Distortion	Pout=20mW, R= 32Ω , 1kHz 1V _{RMS} (FS) input		-75		dB
		Pout=40mW, R=16 Ω , 1kHz 1V _{RMS} (-3dB FS) input		-70	-60	dB
		R _L = 32Ω		77		dB
CS	Channel Separation					
		R _L = 16Ω		71		dB
MIC Input	to Line Output					
FS	Full Scale Output	1kHz FS input		0.93		Vrms
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		84		dB
THD	Total Harmonic Distortion	1kHz 27mV _{RMS} (-3dB FS) input		-83		dB
Line Inpu	t to ADC Output					
SNR	Signal to Noise Ratio	A-weighted, no load, silence input		94		dB
DR	Dynamic Range	A-weighted, no load, -60dB FS 1kHz input		92		dB
THD	Total Harmonic Distortion	1kHz 1V _{RMS} (-3dB FS) input	1	-70		dB

BVDD = 3.3V, T_A = 25°C unless otherwise mentioned

Typical Operating Characteristics 7

Typical Frequency Response Figure 3







Figure 4 Typical THD



DAC to HP output, 320hm load



04/10/07 17:21:26

04/10/07 17:14:19

8 Detailed Description

8.1 Audio Functions

8.1.1 Audio Line Inputs (3x)


General

The chip features two identical line inputs. The blocks can work in mono differential, 2x mono single ended or in stereo single ended mode. An additional third line input features a stereo single ended mode only.


The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each and MUTE. The gain can be set from -34.5dB to +12dB. The stage is set to mute by default. If the line input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Line Input 3 has no dedicated gain stage but is multiplexed with Line input 1 for playback.


Figure 5 Line Inputs



Stereo Mode



Mono Differential Mode (not supported for LineIn 3)



Mono Single Ended Mode (not supported for LineIn 3)



Parameter

Table 9Line Input Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{LIN}	Input Signal Level	Pls observe gain settings. Max. peak levels at any node within the circuit shall not exceed AVDD		1.0		Vpeak
R _{LIN}	Input Impedance	depending on gain setting		20- 100		kΩ
Δ_{RLIN}	Input Impedance Tolerance			±30		%
CLIN	Input Capacitance			5		pF
Alin	Programmable Gain		-34.5		+12	dB
	Gain Steps	discrete logarithmic gain steps		1.5		dB
	Gain Step Accuracy			±0.25		dB
ALINMUTE	Mute Attenuation			100		dB

BVDD = 3.3V, T_A = 25°C, fs=48kHz unless otherwise mentioned

Register Description

Table 10	Line Input Related	Register
----------	--------------------	----------

Name	Base	Offset	Description
LINE_IN1_R	2-wire serial	0Ah	Right Line Input 1 settings, Line Input 3 selection
LINE_IN1_L	2-wire serial	0Bh	Left Line Input 1 settings
LINE_IN2_R	2-wire serial	0Ch	Right Line Input 2 settings
LINE_IN2_L	2-wire serial	0Dh	Left Line Input 2 settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input

Line inputs have to be enabled in register 14h first before other settings in register 0Ah to 0Dh can be programmed.




8.1.2 Microphone Input

General

The AFE offers one microphone input and one low noise microphone voltage supply (microphone bias), voice activation, microphone connect detection and push button remote control.

Figure 6 Microphone Input



Microphone Preamplifier and Gain Stage

Gain Stage & Limiter

The integrated pre-amplifier allows 3 preset gain settings. There is also a limiter which attenuates high input signals from e.g. electret microphones signal to 1Vp. The AGC has 15 steps with a dynamic range of about 29dB. The AGC is ON by default but can be disabled by a microphone register bit.

Apart from the microphone pre-amplifier the microphone input signal can further be amplified with 32 @1.5dB programmable logarithmic gain steps and MUTE. All gains and MUTE are independently programmable. The gain can be set from –40.5dB to +6dB.

The stage is set to mute by default. If the microphone input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Supply & Detection

Each microphone input generates a supply voltage of 1.5V above HPCM. The supply is designed for ≤2mA and has a 10mA current limit. In OFF mode the MICS terminal is pulled to AVDD with 30kOhm. A current of typically 50uA generates an interrupt to inform the CPU, that a circuit is connected. When using HPCM as headset ground the HP–stage gives the interrupt. After enabling the HP-stage through the CPU the microphone detection interrupt will follow.

When using the MICS terminal as ADC-10 input to monitor external voltages the 30kOhm pull-up can be disabled.

Remote Control

Fast changes of the supply current of typically 500uA are detected as a remote button press, and an interrupt is generated. Then the CPU can start the measurement of the microphone supply current with the internal 10-bit ADC to distinguish which button was pressed. As the current measurement is done via an internal resistor, only two buttons generating a current of about 0.5mA and 1mA can be detected. With this 1mA as microphone bias is still available.

Voice Activation

Further a built-in voice activation comparator can actuate an interrupt if microphone input voltage of about 5mVRMS is detected.



Parameter

Table 11 Microphone Input Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{MICIN} 0	Input Signal Level	A _{MICPRE} = 28dB; AMIC = 0dB		40		тV _Р
Vmicin1		A _{MICPRE} = 34dB; AMIC = 0dB		20		mV₽
V _{MICIN} 2		A _{MICPRE} = 40dB; AMIC = 0dB		10		mV _P
RMICIN	Input Impedance	MICP, MICN to AGND		15		kΩ
Δmicin	Input Impedance Tolerance			±15		%
CMICIN	Input Capacitance			5		pF
Amicpre	Microphone Preamplifier	Preamplifier has 3 selectable		28		dB
	Gain	(fixed) gain settings		34		dB
				40		dB
A _{MIC}	Programmable Gain		-40.5		+6	dB
	Gain Steps	discrete logarithmic gain steps		1.5		dB
	Gain Step Precision			±0.25		dB
VMICLIMIT	Limiter Activation Level			1		Vpeak
Amiclimit	Limiter Gain Overdrive			15*2		dB
t attack	Limiter Attack Time			50		µs/6dB
t decay	Limiter Decay Time			120		ms/6dB
Амісмите	Mute Attenuation			100		dB
VMICSUP	Microphone Supply Voltage			2.9		V
місмах	Max. Microphone Supply	microphones nominally need a		10		mA
	Current	bias current of 0.5mA-1mA				
VNOISE	Microphone Supply Voltage Noise			5		μV
IMICDET	Microphone Detection Current			50		μA
IREMDET	Max. Remote Detection Current			500		μA

BVDD = 3.3V, T_A = 25°C unless otherwise mentioned

Register Description

Table 12 Microphone Related Register

Name	Base	Offset	Description
MIC_R	2-wire serial	06h	Right Microphone Input volume settings, AGC control
MIC_L	2-wire serial	07h	Left Microphone Input volume settings, MIC supply control
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	24h	Interrupt settings for microphone voice activation
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for microphone detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for remote button press detection

Microphone input has to be enabled in register 14h first before other settings in register 06h and 07h can be programmed.



8.1.3 Line Output

General


The line output is designed to provide the audio signal with typical $1V_{PEAK}$ at a load of minimum $10k\Omega$, which is a minimum value for line inputs. If the limiters (N20/N21) are deactivated the peak output voltage is 1.45VPEAK. The load however can decrease to 64Ohm. In addition these line output can be configured as mono differential to drive 10mW @ 32Ω load (e.g. an earpiece of a mobile phone).


This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -40.5dB to +6dB. A zero cross detection allows to control the actual execution of new gain settings.

If the line output is not enabled, the volume settings are set to their default values. Changing of volume and mute control can only be done after enabling the output.

If using the output in mono differential mode, the volume setting for the right channel should be set to 0dB.

Figure 7 Line Output





Stereo Mode

Mono Differential Mode (please observe that gain of right channel amplifier has to best to 0dB)

Parameter

Table 13 Line Output Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{L_L0}	Load Impedance	line inputs nominally have 10kΩ	64			Ω
	(Stereo Mode)					
C _{L_LO}	Load Capacitance				100	pF
	(Stereo Mode)					
ALO	Programmable Gain		-40.5		+6	dB
	Gain Steps	discrete logarithmic gain steps		1.5		dB
	Gain Step Accuracy			±0.25		dB
ALOMUTE	Mute Attenuation			100		dB

BVDD = 3.3V, T_A= $25^{\circ}C$ unless otherwise mentioned

Register Description

 Table 14
 Line Output Related Register

Name	Base	Offset	Description
LINE_OUT_R	2-wire serial	00h	Right Line Output volume settings, MUX control
LINE_OUT_L	2-wire serial	01h	Left Line Output volume settings
AudioSet_1	2-wire serial	14h	Enable/disable driver stage
AudioSet_3	2-wire serial	16h	Enable/disable mixer input


Line output has to be enabled in register 14h first before other settings in register 00h and 01h can be programmed.


8.1.4 Headphone Output

General


The headphone output is designed to provide the audio signal with 2x40mW @ 16Ω or 2x20mW @ 32Ω , which are typical values for headphones. If the limiters (N20/N21) are disabled a maximum output of 2x60mW@ 16Ω or 2x30mW@ 32Ω can be achieved.

This output stage has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from –43.43dB to +1.07dB. A zero cross detection allows to control the actual execution of new gain settings.





Headphones connected via decoupling capacitors



Headphones connected to Phantom Ground (Common Mode)

Phantom Ground

There are 2 ways to connect a headphone to the AFE. In order to spare the bulky ac/dc decoupling capacitors at pins HPR/HPL a buffered ground (Phantom Ground) is provided. This Common Mode Buffer needs to be switched on if utilized. If form factor considerations are less stringent, the headphones can be conventionally connected via 2x100µF capacitors.


No-Pop Function

The output is automatically set to mute when the output stage is disabled.

To avoid Pop-Click noise during power-up and shut-down of the headphone amplifier, a charge/discharge control of HPGND (0V-1.45V-0V) at pins HPR/HPL is incorporated into the AFE. The 470nF capacitor at pin HPGND is used to form the charge/discharge slope. Pls observe that pin HPGND is a high impedance node which must not be connected to any other external device than the 470nF buffer capacitor. To avoid Pop-Click noise one has to wait for 750ms in between a power-down (switch-off) and a power-up (switch-on) of the headphone amplifier.

The output is automatically set to mute when the output stage is disabled.





Over-current Protection

The headphone amplifier has an over-current protection (e.g. HPR/HPL is shorted). This over-current protection will power down the headphone amplifier for a programmable timeout period (256ms, 0ms). The current threshold is at 150mA for HPR/HPL and 300mA for HPCM. There is a corresponding interrupt available to be enabled.

Headphone Detection

When the headphone amplifier is powered down, one can detect the connection of a headset. It only work if the headset is connected between pins HPR/HPL and HPCM. As long as the headphone amplifier is powered down, HPCM is biased to 150mV and acting as the sense pin. There is a corresponding interrupt available to be enabled.

Power Options

To save power, especially when driving 32 Ohm loads, a reduction of the bias current is selected, for 16Ohm loads the bias current can be increased.

Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Rl_hp	Load Impedance	stereo mode	16			Ω
CL_LO	Load Capacitance	stereo mode			100	pF
Рнр	Nominal Output Power	RL=16Ω, limiter enabled		40		mW
	RL=32Ω, limiter enabled		20		mvv	
Bus www. Max. Output Bower	Max. Output Power	RL=16Ω		60W		mW
Ρηρ_μαχ		RL=32Ω		30W		111 V V
A _{HP}	Programmable Gain		-45.5		+1	dB
	Gain Steps	discrete logarithmic gain steps		1.5		dB
	Gain Step Accuracy			±0.25		dB
	Over current limit	HPR/HPL pins		150		mA
		HPCM pin		300		mA
P _{SRRHP}	Power Supply Rejection Ratio	200Hz-20kHz, 720mVpp, RL=16Ω		90		dB
Ahpmute	Mute Attenuation			100		dB

Table 15 Power Amplifier Block Characteristics

BVDD = 3.3V, T_A= $25^{\circ}C$ unless otherwise mentioned

Register Description

 Table 16
 Headphone Related Register

Name	Base	Offset	Description
HPH_OUT_R	2-wire serial	02h	Right HP Output volume and over-current settings
HPH_OUT_L	2-wire serial	03h	Left HP Output volume settings, enable and detection control
AudioSet_3	2-wire serial	16h	Power save options, common mode buffer
IRQ_ENRD_3	2-wire serial	26h	Interrupt settings for over current and HP detection

8.1.5 DAC, ADC and I2S Digital Audio Interface

Input

The AFE receives serialized audio data for the DAC via pin SDI. The output of the DAC is fed through a volume control to the mixer stage and to the multiplexers of line output and headphone amplifiers.

This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCK the alignment clock is input to the DAC digital filters. LRCK (Left Right Clock) indicates whether the serial bit-stream received via pin SDI, represents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDI and LRCK are synchronous with SCLK. SDI, LRCK and SCLK are inputs; SDO is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -40.5dB to +6dB. The stage is set to mute by default. If the DAC input is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.

Output

This block consists of an audio multiplexer where the signal, which should be recorded, can be selected. The output is then fed through a volume control to the audio ADC. The digital output is done via an I2S interface.

The AFE sends serialized audio data from the ADC via pin SDO. This serialized audio data is a digital audio data stream with the left and the right audio channels multiplexed into one bit-stream. Via pin LRCK the alignment clock is signalled to the connected devices (e.g. CPU). LRCLK (Left Right Clock) indicates whether the serial bit-stream sent via pin SDI, presents right channel or left channel audio data. Via pin SCLK the bit clock for the serial bit-stream is signalled. SDO and LRCK are synchronous with SCLK. SDO is an output; LRCK and SCK are inputs; SDI is not used.

The volume control has an independent gain regulation for left and right channel with 32 steps @ 1.5dB each. The gain can be set from -34.5dB to +12dB. The stage is set to mute by default. If the ADC output is not enabled, the volume settings are set to their default values. Changing the volume and mute control can only be done after enabling the input.


The I2S output uses the same clocks as the I2S input. The sampling rate therefore depends also on the input sampling rate.


I2S Modes

The AFE can be operated either in Slave Mode or in Slave Mode with the master clock directly signalled via pin PWGD (pin PWGD is multiplexed for I2S Direct Mode). The master clock (MCLK) is the necessary internal oversampling clock for the DAC and ADC (e.g. 256*fs, fs=audio sampling frequency)


Due to the internal structure left and right audio samples are exchanged in I2S Direct Mode.

In Slave mode the PLL generates the master clock based on LRCK. Thus the PLL needs to be preset to the expected sampling frequency. The ranges are 8kS-12kS (8kHz-12kHz) and 16kS-48kS (16kHz-48kHz). Please refer to register 1Ah.





Slave Mode, internal PLL of the AS3518 generates MCLK



Slave Mode with I2S direct, the master clock is signalled via pin PWGD

Clock Supervision

The digital audio interface automatically checks the LRCK. An interrupt can be generated when the state of the LRCK input changes. A bit in the interrupt register represents the actual state (present or not present) of the LRCK.

Signal Description

The digital audio interface uses the standard I2S format:

- left justified
- MSB first
- one additional leading bit

The first 18 bits are taken for DAC conversion. The on-chip synchronization circuit allows any bit-count up 32bit. When there are less than 18 bits sampled, the data sample is completed with "0"s. In I2S direct mode the data length has to be minimum 18 bits.

The ADC output is always 20 bit. If more SCLK pulses are provided, only the first 20 will be significant. All following bits will be "0".

SCLK has not to be necessarily synchronous to LRCK but the high going edge has to be separate from LRCK edges. The LRCK signal has to be derived from a jitter-free clock source, because the on-chip PLL is generating a clock for the digital filter, which has to be always in correct phase lock condition to the external LRCK.

Please observe that LRCK has to be activated before enabling the ADC.





Figure 10 I2S Left Justified Mode

Figure 11 I2S Timing





Parameter

Table 18 I2S Timing

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsclk	SCLK Cycle Time		160			ns
t sclkh	SCLK Pulse Width High		80			ns
tsclkl	SCLK Pulse Width Low		80			ns
Tlrsu	LRCK Setup Time before		80			ns
	SCLK rising edge					
Tlrhd	LRCK Hold Time after SCLK		80			ns
	rising edge					
tsosu	SDI setup time before SCLK		25			ns
	rising edge					
tsdhd	SDI hold time after SCLK		25			ns
	rising edge					
tsdod	SDO Delay from SCLK falling				25	ns
	edge					
t jitter	Jitter of LRCK	internal PLL generates MCLK from	-20		20	ns
		LRCK				
I2S Direct	mode					
Tscd	SCLK delay after MCLK		0.5		1.5	ns
	rising edge					
T _{LRD}	LRLCK delay after SCLK		0.5		1.5	ns
	rising edge					
tsdsu	SDI setup time before SCLK		5			ns
	rising edge					
t _{sdhd}	SDI hold time after SCLK		5			ns
	rising edge					
t _{sdod}	SDO Delay from SCLK falling				15	ns
	edge					

Register Description

Table 19	Audio Converter Related Register
	Audio Convenier Related Register

Name	Base	Offset	Description
DAC_R	2-wire serial	0Eh	DAC input volume settings
DAC_L	2-wire serial	0Fh	DAC input volume settings
ADC_R	2-wire serial	10h	ADC output volume settings, source multiplexer settings
ADC_L	2-wire serial	11h	ADC output volume settings
MISC	2-wire serial	1Ah	I2S MCLKand PLL settings
AudioSet_1	2-wire serial	14h	Enable/disable ADC
AudioSet_2	2-wire serial	15h	Enable/disable DAC and power save options
AudioSet_3	2-wire serial	16h	Enable/disable mixer input
IRQ_ENRD_1	2-wire serial	25h	Interrupt settings for LRCK changes

DAC and ADC have to be enabled in register 14h first before other settings in register 0Eh to 11h can be programmed.





8.1.6 Audio Output Mixer

General

The mixer stage sums up the audio signals of the following stages

- Microphone Input 1
- Line Input 1/3
- Line Input 2
- Digital Audio Input (DAC)

The mixing ratios have to be set within the volume registers of the corresponding input stages. Please be sure that the input signals of the mixer stage are not higher than 1Vp. If summing up several signals, each individual signal has of course to be accordingly lower. This shall insure that the output signal is also not higher than 1Vp to get a proper signal for the output amplifier.

This stage features an automatic gain control (AGC), which automatically avoids clipping.

Register Description

Audio Mixer Related Register

Name	Base	Offset	Description
AudioSet_2	2-wire serial	15h	Enable/disable mixer stage and AGC
AudioSet_3	2-wire serial	16h	Enable/disable DAC, MIC or Line Inputs to mixer stage



8.1.7 2-Wire-Serial Control Interface

General

There is an I2C slave block implemented to have access to 64 byte of setting information.

The I2C address is: Adr_Group8 - audio processors

- 8Ch_write
- 8Dh_read

Protocol

Table 20 2-Wire Serial Symbol Definitions

Symbol	Definition R/W		Note		
S	Start condition after stop	R	1 bit		
Sr	Repeated start	R	1 bit		
DW	Device address for write	R	1000 1100b (8Ch)		
DR	Device address for read	R	1000 1101b 8Dh)		
WA	Word address	R	8 bit		
А	Acknowledge	W	1 bit		
Ν	No Acknowledge	R	1 bit		
reg_data	Register data/write	R	8 bit		
data (n)	Register data/read	W	8 bit		
Р	Stop condition	R	1 bit		
WA++	Increment word address internally	R	During acknowledge		
	AS3518 (=slave) receives data				
	AS2519 (-alove) transmite data				

AS3518 (=slave) transmits data

Figure 12 Byte Write





Figure 13 Page Write




Byte Write and Page Write formats are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.


Figure 14 Random Read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.


In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.





Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behaviour of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 16 Current Address Read



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

Parameter

Figure 17 I2C timing




Table 21 I2C Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vcsl	CSCL, CSDA Low Input	(max 30%DVDD)	0	-	0.87	V
	Level					
Vсsн	CSCL, CSDA High Input	CSCL, CSDA (min 70%DVDD)	2.03	-	5.5	V
	Level					
HYST	CSCL, CSDA Input		200	450	800	mV
	Hysteresis					
Vol	CSDA Low Output Level	at 3mA	-	-	0.4	V
Tsp	Spike insensitivity		50	100	-	ns
Тн	Clock high time	max. 400kHz clock speed	500			ns
ΤL	Clock low time	max. 400kHz clock speed	500			ns
Tsu		CSDA has to change Tsetup	250	-	-	ns
		before rising edge of CSCL				
Thd		No hold time needed for CSDA	0	-	-	ns
		relative to rising edge of CSCL				
TS		CSDA H hold time relative to	200	-	-	ns
		CSDA edge for start/stop/rep_start				
Tpd		CSDA prop delay relative to		50		ns
		lowgoing edge of CSCL				

DVDD =2.9V, T_{amb}=25°C; unless otherwise specified






8.2 **Power Management Functions**

8.2.1 3V Step-Up Converter

General

- Output voltage 3V to 3.6V (BVDD) programmable in 4 steps via DCDC3p bit to save power
- Input voltage 1V (1.2V) to 3V, voltages higher than that can be connected to BVDD directly
- Maximum output current to BVDD: 150mA
- On chip 300m Ω NMOS switch
- On chip 700m Ω PMOS switch
- PWM mode with 1.2MHz switching frequency, Pulse skipping capability
- Inductor current limitation 850mA
- On-chip PMOS switch
- Low quiescent current: $40\mu A$ in PFM-mode, $300\mu A$ in PWM mode
- ≤1µA shutdown current
- uses external coil (6.8µH) and Schottky diode (500mA)

Figure 18 DCDC 3V Block Diagram






Parameter

Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
IVDD2.9	Quiescent Current	Power down mode			5	μA
		PFM mode operation		40		μA
		PWM mode		300		μA
Vstartup	Startup Voltage	R _{Load} >220Ω	1.0			V
VHOLD	Hold-on Voltage	I _{OUT} =1mA, VBAT falling from 1.5 to 0V		0.5		V
Rswn_on	Internal N-Switch RDS_ON				500	mΩ
$R_{SWP_{on}}$	Internal P-Switch R _{DS_ON}				900	mΩ
fsw	Switching Frequency	Start-up, X3VOK=1	100	250	500	kHz
		PWM mode operation, X3VOK=0		1.2		MHz
t _{ON_min}	Minimum On-time			100		ns
toff_min	Minimum Off-time			100		ns
η_{eff}	Efficiency	I _{OUT} =20mA, Vin=1.35		85		%
		Ι _{ΟυΤ} =50mA, Vin=1.5		87		%
Isw_LIM	Current Limit	$1.0V \le VB1V \le 3.0V$	0.60	0.85	1.10	А
IOUT	Load Current	VB1V=1.0V			150	mA

Vin=1.0..2.0V, C(VBAT_1V) = 2.2μ F ceramic || 2000μ F Elko, C(BVDD) = $3 \times 2.2\mu$ F ceramic, L=DS1608 6.8μ H, Temp = 25deg

Figure 19	DCDC Boost Typical	Performance Characteristics
-----------	--------------------	-----------------------------



L=DS1608 6.8µH, Temp = 25deg

Register Description

Table 23 DCDC3V Related Register

Name	Base	Offset	Description
DCDC3V	2-wire serial	17h-7	DCDC3 output voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended register 17h-7





8.2.2 Low Drop Out Regulators

General

These LDO's are designed to supply sensitive analogue circuits, audio devices, AD and DA converters, microcontroller and other peripheral devices. The design is optimised to deliver the best compromise between quiescent current and regulator performance for battery powered devices.

Stability is guaranteed with ceramic output capacitors of 1μ F +/-20% (X5R) or 2.2 μ F +100/-50% (Z5U). The low ESR of these caps ensures low output impedance at high frequencies. Regulation performance is excellent even under low dropout conditions, when the power transistor has to operate in linear mode. Power supply rejection is high enough to suppress high ripple on the battery at the output. The low noise performance allows direct connection of noise sensitive circuits without additional filtering networks. The low impedance of the power device enables the device to deliver up to 150mA even at nearly discharged batteries without any decrease of performance.





LDO1

This LDO generates the analog supply voltage used for the AFE itself.

- Input voltage is BVDD
- Output voltage is AVDD (typ. 2.9V)
- Driver strength: 100mA

It is set to a fixed output voltage of 2.9V, 100mA_{max}. It supplies the analog part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the sensitive AVDD supply pin.

LDO2

This LDO generates the digital supply voltage used for the AFE itself.

- Input Voltage is BVDD
- Output Voltage is DVDD (typ. 2.9V)
- Driver strength: 100mA

It is set to a fixed output voltage of 2.9V, 100mA_{max}. It supplies the digital part of the AFE. Additional external loads are possible but most not exceed the supply ratings in total together with the operating internal blocks. Further the external load must not induce noise to the DVDD supply pin but is not as critical as AVDD.

LDO3 & LDO4

These LDOs can used to generate the periphery voltage for the digital processor or other external components (e.g. ext. DAC, USB-PHY, SD-Cards, NAND-Flashes, FM-Tuner ...)

LDO3 has a separate input pin (BVDDP1) which can be connected to either the battery or a DCDC converter output.

- Input Voltage BVDDP1 or BVDD
- Output Voltage is PVDD1 & PVDD2 (1.2 to 3.5V)
- Default value at start-up is defined by VPRG1 pin
- Driver strength: 100mA, can be programmed to 200mA

Parameter


Table 24 LDOs Block Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Ron	On resistance				1	Ω	
DCDD	Bower supply rejection ratio	f=1kHz		70		dB	
PSRR Power supply rejection rat		f=100kHz		40		UD	
loff	Shut down current			100		nA	
I _{VDD}	Supply current	without load		50		μA	
Noise	Output noise	10Hz < f < 100kHz		50		μVrms	
t _{start}	Startup time			200		μs	
V _{out_tol}	Output voltage tolerance	minimum +/- 50mV	-2.5%		2.5%	mV	
V	Line regulation	LDO1, Static		<1		mV	
VLineReg	Line regulation	LDO1, Transient;Slope: tr=10µs		<10		IIIV	
V	Load regulation	LDO1, Static		<1		mV	
$V_{LoadReg}$	Load regulation	LDO1, Transient;Slope: tr=10µs		<10		111 V	
		LDO1, LDO2, LDO3, LDO4		200			
ILIMIT	Current limitation	LDO 3 and LDO4, has to be		350		mA	
		enabled via register 17h-1, 17h-2		550			

BVDD=4V; I_{LOAD}=150mA; T_{amb}=25°C; C_{LOAD} =2.2µF (Ceramic); unless otherwise specified


Figure 21 Typical Performance Characteristics

Load regulation



slope: 1µs

Output noise




Output load: 150mA

austriamicrosystems austriamicrosystems

Data Sheet, Confidential

Load Regulation




output load: 10mA transient input voltage ripple: 500mV

Register Description

Table 25 LDO Related Register





output load: 150mA transient input voltage ripple: 500mV

Name	Base	Offset	Description
PMU PVDD1	2-wire serial	17h-1	PVDD1 (LDO3) control and voltage settings
PMU PVDD2	2-wire serial	17h-2	PVDD2 (LDO4) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-1, 17h-2


8.2.3 DCDC Step-Down Converter (2x)

General

These converters are meant to convert the battery voltage down to voltages which fit to the core and peripheral supply voltage requirements for microprocessors.

- Input Voltage BVDDC1/2 (usually connected to the battery)
- Output Voltage CVDD1 & CVDD2
- output voltage levels can be programmed independently form 0.65V to 3.4V
- the default value at start-up is defined by VPRG1 pin
- driver strength 250mA

Figure 22 DCDC Step-Down Block Diagram



Functional Description


The step-down converter is a high efficiency fixed frequency current mode regulator. By using low resistance internal PMOS and NMOS switches efficiency up to 97% can be achieved. The fast switching frequency allows using small inductors, without increasing the current ripple. The unique feedback and regulation circuit guarantees optimum load and line regulation over the whole output voltage range, up to an output current of 250mA, with an output capacitor of only 10μ F. The implemented current limitation protects the DCDC and the coil during overload condition.


To achieve optimised performance in different applications, adjustable settings allow to compromise between high efficiency and low input, output ripple:

Low ripple, low noise operation:

In this mode there is no minimum coil current necessary before switching off the PMOS. As result, the ON time of the PMOS will be reduced down to tmin_on at no or light load conditions, even if the coil current is very small or the coil current is inverted. This results in a very low ripple and noise, but decreased efficiency, at light loads,

especially at low input to output voltage differences. In the case of an inverted coil current the regulator will not operate in pulse skip mode.






1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

High efficiency operation:

In this mode there is a minimum coil current necessary before switching off the PMOS. As result, fewer pulses at low output loads are necessary, and therefore the efficiency at low output load is increased. On the other hand the output voltage ripple increases, and the noisy pulse skip operation is on up to a higher output current.

Figure 24 DCDC buck with enabled current force / pulse skip mode



1: LXC1 voltage, 2:coil current (1mV=1mA) 3: output voltage

It's also possible to switch between these two modes dynamically during operation:

100% PMOS ON mode for low dropout regulation:

For low input to output voltage difference the DCDC converter can use 100% duty cycle for the PMOS transistor, which is than in LDO mode. This feature is enabled if the output voltage drops by more than 4%.


Parameter


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	Input voltage	BVDD	3.0		5.5	V
Vout	Regulated output voltage		0.65		3.4	V
V _{OUT_tol}	Output voltage tolerance	minimum +/- 50mV	-3%		3%	mV
lload	Maximum Load current			250		mA
ILIMIT	Current limit			450		mA
R _{PSW}	P-Switch ON resistance	BVDD=3.0V		0.5	0.7	Ω
Rnsw	N-Switch ON resistance	BVDD=3.0V		0.5	0.7	Ω
fsw	Switching frequency			1.2		MHz
f _{SWsc}	Switching frequency	in shortcut case		0.6		MHz
Cout	Output capacitor	Ceramic, +/- 10% tolerance		10		μF
Lx	Inductor	+/- 10% tolerance	3.3		4.7	μH
η _{eff}	Efficiency	Iout=100mA, Vout=3.0V		97		%
		Operating current without load		220		
Ivdd	Current consumption	Low power mode current		100		μA
		Shutdown current		0.1		
t _{MIN_ON}	Minimum on time			80		ns
tmin_off	Minimum off time			40		ns
		Static		2		
$V_{LineReg}$	Line regulation	Transient; Slope: t _r =10µs, 100mV step, 200mA load		10		mV
		Static		5		
$V_{LoadReg}$	Load regulation	Transient; Slope: t _r =10µs, 100mA step		50		mV

 Table 26
 DCDC Buck Typical Performance Parameter


BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Figure 25 DCDC Step-down Performance Characteristics
--









Register Description

Table 27 DCDC Buck Related Register

Name	Base	Offset	Description
PMU CVDD1	2-wire serial	17h-3	CVDD1 (DCDC1) control and voltage settings
PMU CVDD2	2-wire serial	17h-4	CVDD2 (DCDC2) control and voltage settings
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 17h-3, 17h-4

8.2.4 Charger

General

This block can be used to charge a 4V Li-Ion accumulator. It supports constant current and constant voltage charging modes with adjustable charging currents (55 to 460mA) and maximum charging voltage (3.9 to 4.25V).

An internal protection circuit will limit the charging current when a CHGIN voltage drop is detected.

Figure 26 Charger Block Diagram





Figure 27 Charger States





Trickle Charge

If BVDD is below 3V in systems where the battery is not separated from BVDD, the charger goes automatically in trickle charge mode with 50mA charging current and 3.9V endpoint voltage. In this mode charging current and voltage are not precise, but provide a charger function also for deep discharged batteries. The temperature supervision is not enabled in trickle charge mode.

As soon as BVDD reaches 3V the AFE switches on and starts-up the regulators with the power-up sequence selected by pin VPRG1. Afterwards the CPU can set the modes and the charging currents via the 2-wire serial interface.

If the battery (CHGOUT) voltage is below 3V the charging current cannot be set higher than 55mA, this is also true when using a battery separation circuit to supply the AFE (BVDD) from USB or another voltage source.

Temperature Supervision

This charger block also features a 15uA supply for an external 100k NTC resistor to measure the battery temperature while charging. If the temperature is too high (>45°C), an interrupt can be generated. If the battery temperature drops below 42°C the charger will start charging again. The temperature supervision is not enabled in trickle charge mode.

If the NTC resistor does not have $100k\Omega$ its value can be corrected with a resistor in series or in parallel.

Parameter

Symbol	Parameter	Parameter Conditions Min		Тур	Max	Unit
1	Charging Current	Charging Current BVDD<=3V, CHGIN = 5.5V		68	111	mA
I _{CHG_trick} (trickle charge)		BVDD<=3V, CHGIN = 4.0V	17	32	55	ША
V_{CHG_trick}	Charger Endpoint Voltage (trickle charge)	BVDD<=3V, CHGIN = 4.4V	0.70* CHGIN	0.72* CHGIN	0.74* CHGIN	V
Існд (0-7)	Charging Current	BVDD > 3V, I _{CHG} > 60mA	I _{NOM} -8%	Inom	I _{NOM} +8%	mA
Vснд (0-7)	Charging Voltage	BVDD > 3V, end of charge is true		V _{NOM}	V _{NOM} +30mV	V
Von_abs	Charger On Voltage IRQ	BVDD = 3V		3.1	4.0	V
Von_rel	Charger On Voltage IRQ	CHGIN-CHGOUT		170	240	mV
Voff_rel	Charger Off Voltage IRQ	CHGIN-CHGOUT	40	77		mV
VBATEMP_ON	Battery Temp. high level (45°C)	BVDD >3V		610		mV
Vbatemp_of f	Battery Temp. low level (42°C)	BVDD >3V		700		mV
I _{CHG_OFF}	End Of Charge current level	BVDD >3V	5% І _{NOM}	10% І _{NOM}	15% І _{NOM}	mA
REV_OFF	Reverse current shut down	BVDD = 5V, CHGIN open		<1		uA

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Register Description

Table 29 Cha	rger Related Register
--------------	-----------------------

Name	Base	Offset	Description
CHARGER	2-wire serial	22h	Charger voltage, current and temp. supervision control
IRQ_ENRD_2	2-wire serial	25h	Enable/disable EOC and battery over-temperature interrupt
			Read out charger status

8.2.5 15V Step-Up Converter

General

The integrated Step-Up DC/DC Converter is a high efficiency current-mode PWM regulator, providing an output voltage up to 15V. A constant switching-frequency results in a low noise on supply and output voltages. When using an additional transistor the output voltage can be up to 25V to drive 6 white LED in series.

It has an adjustable sink current (1.2 to 36mA) to provide e.g. dimming function when driving white LEDs as back-light.

A voltage feedback mode allows generating constant supply voltages for e.g. OLEDs by using an external Zener diode. To bias the diode ISINK is sinking about 10uA in this voltage feedback mode.

An internal protection circuit will shut down the regulator if the voltage on SW15 exceeds 15V. No more external protection has to be used to avoid an exceeding of the operation conditions in a no load situation.




Figure 28 DCDC15 Block Diagram

austriamicrosystems


Parameter

Table 30	15V Step-Up Converter Parameter
----------	---------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vsw	High Voltage Pin	Pin SW15	0		15	V
Ivdd	Quiescent Current	Pulse Skipping mode		140		μA
Vfb	Feedback Voltage, Transient	Pin ISINK	0		5.5	V
Vfb	Feedback Voltage, during Regulation	Pin ISINK	0.65	0.83	1.0	V
I _{SW_MAX}	Current Limit	V15_ON = 1	350	510	750	mA
Rsw	Switch Resistance	V15_ON = 0		0.85	1.54	Ω
ILOAD	Load Current	@ 15V output voltage	0		45	mA
I _{FB}	Current into ISINK during voltage feedback mode			10		uA
Vpulseskip	Pulse-skip Threshold	Voltage at pin ISINK, pulse skips are introduces when load current becomes too low.	1.2	1.33	1.5	V
Fin	Fixed Switching Frequency		0.45	0.6	0.75	MHz
Соит	Output Capacitor	Ceramic		1		μF
L	I _{LOAD} > 20mA	Use inductors with small CPARASITIC	17	22	27	μH
(Inductor)	I _{LOAD} < 20mA	(<100pF) for high efficency	8	10	27	μΠ
tmin_on	Minimum On-Time	Guaranteed per design	90		180	ns
MDC	Maximum Duty Cycle	Guaranteed per design	85	91	98	%

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Figure 29 15V Step-Up Performance Characteristics



Register Description

Table 3115V Step-Up Related Register

Name	Base	Offset	Description
DCDC15	2-wire serial	1Bh	DCDC15 current and dimming control

8.3 SYSTEM Functions

8.3.1 SYSTEM

General

The system block handles the power up, power down and regulator voltage settings of the AFE.

The PWGD output is able to drive also the PLL clock, the SPDIF output or a PWM signal. The output can be configured to be push/pull (3 different driver strengths) or open-drain.

Power Up Conditions

The chip powers up when one of the following condition is true:

- High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)
- Rising edge on the VBUS pin (USB plug in: BVDD>3V or VB1V >1V, VBUS>4.5V)
- Rising edge on the CHGIN pin (charger plug in: BVDD>3V or VB1V >1V, CHGIN>4.0V)
- RTC wake-up: The auto wake-up timer is internally connected to the Power-up and Hibernation Control block.

To hold the chip in power up mode the PWR_HOLD bit in the SYSTEM register (0x20h) is set.

Power Down Conditions

The chip automatically shuts off if one of the following conditions arises:

- Clearing the PWR_HOLD bit in SYSTEM register (0x20h)
- I2C watchdog power down(no serial reading for >1s, has to be enabled)
- Heartbeat watchdog via pin HBT(no watchdog reset via HBT pin for > 500ms, has to be enabled)
- BVDD drops below the minimum threshold voltage (<2.7V)
- LDO or step down converter output voltage drop below a programmable level (has to be enabled)
- Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)
- High signal on the PWR_UP pin for more than (>6s, >1V & >1/3 BVDD).
 With setting SD_TIME bit in register 24h the time can be doubled.

Start-up Sequence

The AFE offers 5 different power-up sequences. The specific start-up sequence can be selected via VPRG1 pin. These pin detects 5 logical input states which shall come from an external resistor divider network.

At first, LDO1 (AVDD) and LDO2 (DVDD) is powering up. This cannot be influenced with the selection of specific sequences below. LDO1 and LDO2 are necessary for the internal supply of the AFE.

After power-up sequence selected by pin VPRG1, all voltage settings and power on/off conditions of the described regulators can be programmed via the serial interface.

#	VPRG1	DCDC1		DCDC2		LDO3		LDO4		DCDC3V		XRES/	
		CVDD1		CVD	D2	PVE	DD1	PVE	DD2	BV	DD	PW	GD
1	VSS	1,2V	2nd	2,8V	3rd	1,8V	4th		х	3,6V	1st	5th	6th
2	vdd	1,2V	4th	1,8V	3rd	3,3V	2nd		х	3,6V	1st	5th	6th
3	150k-PU	1,2V	2nd	1,8V	3rd	3,3V	4th		х	3,6V	1st	5th	6th
4	reserved												
5	reserved												

Table 32Start-up Modes

x ... means that this regulator is not started with the start-up sequencer but has to be turned on by the 2-wire serial interface when needed.

PWGD delay with CRES pin

With using an external capacitor on CRES, the PWGD signal can be delayed. This delay can be calculated with the 5uA pull-up current and a comparator threshold of 1.5V. Using a 33nF capacitance will give a delay of 10ms.



Figure 30 Power Up Timing

Power up from PwrUp, or VBUS pin	.CHG_IN,
BVDD rising with VBAT1 supply	(DCDC3V)
VREF, IREF rising with vdd_bandgap	
QLDO1 & 2 AVDD & DVDD for intern	al supply
	EN LDO2 + DCDC QLDO2=ok
	VREF=ok
Sequence 2	+50ms
Sequence 3	+51.3ms
Sequence 4	+52.5ms
XRES	+53.8ms
PWGD	+55.8 to +63.8ms depending on
	external C

Register Description

Name	Base	Offset	Description
OutContr	2-wire serial	12h-1	Control of PWGD signal and drive
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 12h-1
SYSTEM	2-wire serial	20h	Watchdog and Over-temperature control, Power down enable
IRQ_ENRD_1	2-wire serial	24h	Enable/disable wake-up interrupts, set shut-down time
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt



8.3.2 Hibernation

General

Hibernation allows shutting down a part or the complete system. Hibernation can be terminated by every possible interrupt of the AFE. E.g. one can use the RTC for a time triggered wake-up. The interrupt has to be enabled before going to hibernation

Table 34	Hibernation Modes

Action	KeepBit	LDO3	DCDC1/2	
Hib. with Default	OFF	OFF	OFF	
Cancel Hibernation	OFF	Default	Default	
Hib. with Modif Settings	OFF	OFF	OFF	
Cancel Hibernation	OFF	As Before	As Before	
Hib. with Modif Settings	ON	No Change	No Change	
Cancel Hibernation	ON	No Change	No Change	

"Hibernation with Default" means that, the voltage of the power supply is determined by VPRG1 pin.

"Hibernation with Modified Settings" means, that the voltage of the power supply is controlled by register settings.

Register Description

Table 35 Hibernation Related Register

Name	Base	Offset	Description
PMU Hibernate	2-wire serial	17h-6	Hibernation control
PMU ENABLE	2-wire serial	18h	Enables writings to extended register 17h-6



8.3.3 Supervisor

General

This supervisor function can be used for automatic detection of BVDD brown out or junction over-temperature condition.

BVDD Supervision

The supervision level can be set in 8 steps @ 60mV from 2.74 to 3.16V. If the level is reached an interrupt can be generated. If BVDD reaches 2.7V the AFE shuts down automatically.

Junction Temperature Supervision

The temperature supervision level can also be set by 5 bits (120 to -15° C). If the temperature reaches this level, an interrupt can be generated. The over-temperature shutdown level is always 20°C higher.

Pls note that the temp supervision might be influenced by a VBE reading of the general purpose ADC.

Power Rail Monitoring

The 4 main regulators have an extra monitor which observes the output voltage of the regulators. This power rail monitors are independent from the 10bit ADC. To activate these please see related registers.

Register Description

Table 36 Supervisor Related Register

Name	Base	Offset	Description
SUPERVISOR	2-wire serial	21h	Battery and junction temperature supervision threshold levels
IRQ_ENRD_0	2-wire serial	23h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_1	2-wire serial	24h	Enable/disable PVDD/CVDD monitoring interrupt and shutdown
IRQ_ENRD_2	2-wire serial	25h	Enable/disable battery brown out interrupt
IRQ_ENRD_3	2-wire serial	26h	Enable/disable junction temperature interrupt



8.3.4 Interrupt Generation

General

All interrupt sources can get enabled or disabled by corresponding bits in the 5 IRQ-bytes. By default no interrupt source is enabled.

The XIRQ output can get configured to be PUSH/PULL or OPEN_DRAIN and ACTIVE_HIGH or ACTIVE LOW with 2 bits in IRQ_ENRD_4 register (27h). Default state is open drain and active_low.

IRQ Source Interpretation

There are 3 different modules to process interrupt sources:

LEVEL

The IRQ output is kept active as long as the interrupt source is present and this IRQ-Bit is enabled

EDGE

The IRQ gets active with a high going edge of this source. The IRQ stays active until the corresponding IRQ-Register gets read.

STATUS CHANGE

The IRQ gets active when the source-state changes. The change bit and the status can be read to notice which interrupt was the source. The IRQ stays active until the corresponding interrupt register gets read.

De-bouncer

There is a de-bounce function implemented for USB and CHARGER. Since these 2 signals can be unstable for the phase of plug-in or unplug, a de-bounce time of 512ms/256ms/128ms/8ms can be selected.

Interrupt Sources

25 IRQ events will activate the XIRQ pin:

- Headphone connected
- Headphone over-current
- Microphone connected
- Microphone remote control
- Voice activation threshold reached
- RTC sec/min elapsed
- 10bit ADC end of conversion
- I²S changed
- USB changed
- Charger changed
- End of charge (at 10% of programmed current)
- Battery temperature high (at 45°C with 100kΩ NTC)
- Junction temperature high
- RVDD low (e.g. after battery was changed)
- Battery low (Brown-out voltage reached)
- Wake-up from hibernation
- Power-up key (pin PWRUP) pressed
- Power rail monitor: over-voltage PVDD1, PVDD2, CVDD1, CVDD2
- Power rail monitor: under-voltage PVDD1, PVDD2, CVDD1, CVDD2



8.3.5 Real Time Clock

General

The real time clock block is an independent block, which is still working even when the chip is shut down. The only condition for this operation is that BVDDR has a voltage of above 1.0V. The block uses a standard 32kHz crystal that is connected to a low power oscillator. The total power consumption is typ. 650nA. (Q32k clock buffer not operating)

An internal supply switch will supply the RTC as long as possible form the single-cell or Li-lon battery and only switch to BVDDR if the main battery is empty or has been removed.

The RTC seconds counter is 32bit wide and can be programmed via the 2-wire serial interface. The RTC can deliver a second or minute interrupt.

Another 23bit wide counter allows auto wake-up (max. after 96 days). This counter is internally connected to the power-up and hibernation control block.

The RTC voltage regulator (RVDD) further supplies a 128bit SRAM. It can be used to store settings or data before shutdown.

The Q32K output is able to drive also the PLL clock, the SPDIF output or a PWM signal. The output can be configured to be push/pull (3 different driver strengths) or open-drain.

Clock adjustment

The RTC clock is adjustable in steps of 7.6ppm which allows the use of inexpensive 32kHz crystals. The nominal frequency shall be 32.768Hz. This frequency is divided down to 0.25Hz: f = 32.768 / (4*32*1024)

At the input of this divider one can add corrective counts, which allow to correct an inaccurate crystal in a range from –64 counts (=-488ppm) to +63 counts (=+480ppm): fcorrected = fcrystal / [(4*32*1024)-64+RTC TBC]

Register Description

Name	Base	Offset	Description
OutContr	2-wire serial	12h-1	Control of Q32K signal and drive
PMU ENABLE	2-wire serial	18h	Enables writings to extended registers 12h-1
RTC_WakeUp	2-wire serial	19h	RTC wake-up settings and SDRAM access
IRQ_ENRD_2	2-wire serial	25h	Interrupt settings for RVDD under-voltage detection
IRQ_ENRD_4	2-wire serial	27h	Interrupt settings for getting a second or minute interrupt
RTCC	2-wire serial	28h	RTC oscillator and counter enable
RTCT	2-wire serial	29h	RTC interrupt and time correction settings
RTC_0 to RTC_3	2-wire serial	2Ah to 2Dh	RTC time-base seconds registers



8.3.6 10-Bit ADC

General

This general purpose ADC can be used for measuring several voltages and currents to perform functions like battery monitor, temperature supervision, button press detection, etc..

Input Sources

Nr.	Source	Range	LSB	Description
0	CHGOUT	5.120V	5mV	check battery voltage of 4V Li-Ion accumulator
1	BVDDR	5.120V	5mV	check RTC backup battery voltage (connected to BVDD inside the package)
2		5.120V	5mV	Source defined by DC_TEST in register 0x18
3	CHGIN	5.120V	5mV	check charger input voltage
4				reserved
5	BatTemp	2.560V	2.5mV	check battery charging temperature
6	MICS	2.560V	2.5mV	check voltage on MICS for remote control or external voltage measurement
7				reserved
8	VBE_1uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor; Tj = (674 - [ADC_bit0:bit9]) / 2
9	VBE_2uA	1.024	1mV	measuring basis-emitter voltage of temperature sense transistor; Tj = (694 - [ADC_bit0:bit9]) / 2
10	I_MICS	1.024mA typ.	2.0uA	check current of MICS for remote control detection
11				reserved
12	VB1V	2.560V	2.5mV	check single cell battery voltage
13	VBUS	5.120V	5mV	check USB input voltage
1415	Reserved	1.024V	1mV	for testing purpose only

Reference

AVDD=2.9V is used as reference to the ADC. AVDD is trimmed to +/-20mV with over all precision of +/-29mV. So the absolute accuracy is +/-1%. Including divider and gain stages an overall accuracy of 3% is achieved.

Parameter

Table 39 ADC10 Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{DIV}	Input Divider Resistance	CHGOUT, BVDDR, VBUS, CHGIN	138k	180k	234k	Ω
ADCFS	ADC Full Scale Range		2.534	2.56	2.586	V
Ratio1	Division Factor 1	CHGOUT, BVDDR, VBUS, CHGIN	0.198	0.2	0.202	1
Ratio2	Division Factor 2	VB1V, RVDD, BATTEMP, MICS	0.396	0.4	0.404	1
Gain	ADC Gain Stage		2.475	2.5	2.525	
TCON	Conversion Time		-	34	50	μs
I_MIC _{FS}	I_MICS Full Scale Range		0.7	1.0	1.4	mA

BVDD=3.6V; T_{amb}=25°C; unless otherwise specified

Register Description

Table 40 ADC10 Related Register

Name	Base	Offset	Description		
PMU_ENABLE	2-wire serial	18h	Extended ADC source selection		
IRQ_ENRD_4 2-wire serial 27h			Interrupt settings for end of conversion interrupt		
ADC_0	2-wire serial	2Eh	ADC source selection, ADC result<9:8>		
ADC_1	2 wire serial	2Fh	ADC result <7:0>		

8.3.7 Unique ID Code (64 bit OTP ROM)

General

This fuse array is used to store a unique identification number, which can be used for DRM issues. The number is generated and programmed during the production process.

Register Description

Table 41 UID Related Register

Name	Base	Offset	Description
UID_0 to UID_7	2-wire serial	38h to 3Fh	Unique ID register 0 to 7



8.4 Register Description

Table 42I2C Register Overview

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
00h	LINE_OUT_R	LO MUX B	I	-	LOR_VOL				
		0:SUM_Stereo; 2:ADC_IN; 3:D/			—	-	UT1R= (-40.5	5dB +6dB)	
	_	0	0	0	0	0	0	0	0
01h	LINE_OUT_L	-	MUTE_OFF _J	-	LOL_VOL Gain from N	IUX_B to LO	UT1L= (-40.5	dB +6dB)	
		0	0	0	0	0	0	0	0
02h	HPH_OUT_R	HP_OVC_ TO_OFF 0: 256ms	HP_MUTE_(0:SUM_Stereo; 2:LineIn 1/3; 3:	1: DAC_OUT	HPR_VOL Gain from N		•	3 +1.07dB)	
03h	HPH_OUT_L	0 MUTE_ON_		□ HPDET_ON		0	0	0	0
0311		K	HP_UN	HPDET_ON				+1.07dB)	
		0	0	0	0	0	0	0	0
	-								
06h	MIC_R	MIC_AGC _OFF	PRE_GAIN 0: 28dB; 1: 34d 2: 40dB	В		,	to Mixer (N12	2) = (-40.5dB	+6.0dB)
		0	0	0	0	0	0	0	0
07h	MIC_L	MSUP _OFF	MUTE_OFF _D	RDET_ OFF	ML_VOL Gain from N	licAmp (N6)	to Mixer (N13	3) = (-40.5dB	+6.0dB)
		0	0	0	0	0	0	0	0
-									
0Ah	LINE_IN1_R	-	LI_MUX_E 0: LI1; 1: LI3	MUTE_OFF B		IN1R to Mixe	•r (N10)= (-34	4.5dB +12d	B)
		0	0	0	0	0	0	0	0
0Bh	LINE_IN1_L	LI1_MODE 00: SE_Sterep; 10: SE_Mono	01: MonoDiff	MUTE_OFF _G	_	IN1L to Mixe	r (N17)= (-34	.5dB +12d	В)
		0	0	0	0	0	0	0	0
0Ch	LINE_IN2_R	-	-	MUTE_OFF _C		IN2R to Mixe	er (N11)= (-34	4.5dB +12d	B)
		0	0	0	0	0	0	0	0
0Dh	LINE_IN2_L	LI2_MODE 00: SE_Sterep; 10: SE_Mono	01: MonoDiff	MUTE_OFF _F	—	IN2L to Mixe	r (N16)= (-34	.5dB +12d	B)
		0	0	0	0	0	0	0	0
0Eh	DAC_R	-	-	-	DAR_VOL Gain from D	DAC (N19) to	Mixer/MUX (N23)= (-40.5d	B +6dB)
		0	0	0	0	0	0	0	0
0Fh	DAC_L	-	MUTE_OFF _H	-	DAL_VOL Gain from D	DAC (N22) to	Mixer/MUX (N26) = (-40.5	dB +6dB)
		0	0	0	0	0	0	0	0
10h	ADC_R	ADC_MUX_/ 0: Stereo_Mic; 2: LineIN_2; 3:	1:LineIN_1/3	-	ADR_VOL Gain from N	/IUX_A to AD	C (N9) = (-34	.5dB +12d	B)
		0	0	0	0	0	0	0	0
11h	ADC_L	-	MUTE_OFF	-	∝ ADL_VOL Gain from №			34.5dB +12	dB)
		0	0	0	0	0	0	0	0

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
12h-1	OutContr	DRIVE_PWG	5D	MUX_PWGE)	DRIVE_Q32	K	MUX_Q32K	
		0: 12mA OD; 1:		0: PWGD; 1: P		0: 12mA PP; 1:		0: Q32K; 1: PW	М
		2: 4mA PP; 3: 2	2mA PP	2: SPDIF; 3: PI	L clock	2: 4mA PP; 3: 2	2mA PP	2: SPDIF; 3: PL	L clock
		0	0	0	0	0	0	0	0
12h-2	SPDIF	-		-	SPDIF_	SPDIF_	SPDIF_	SPDIF_CNT	R
					COPY_OK	MCLK_INV	INVALID	0: OFF; 1: 32kS	5
								2: 44.1kS; 3: 48	3kS
		0	0	0	0	0	0	0	0
12h-3	PWM	PWM_	PWM_CYCL						
		INVERTED	0: no pulses; D	ytyCycle = PWN	1_CYCLE * 0.39	37%			
		0	0	0	0	0	0	0	0
14h	AudioSet_1	ADC_R_ON	ADC_L_ON	-	LOUT_ON	LIN2_ON	LIN1_ON	-	MIC_ON
		0	0	0	0	0	0	0	0
15h	AudioSet_2	BIAS_OFF	SUM_OFF	AGC_OFF	-		DAC_ON	-	
	_	0	0	0	0	0	0	0	0
16h	AudioSet_3	LIN1MIX_O	LIN2MIX O	MICMIX_O	-	DACMIX_O	-	IBR_HPH	HPCM_ON
			FF	FF		FF		[
		0	0	0	0	0	0	0	0
17h-1	PMU PVDD1	LDO_PVDD		PROG_	VSEL PVD		0	0	0
1711-1		1 OFF	_PVDD1	PVDD1		VSEL*50mV (1.2	V _ 1 95V)		
		I_UFF	_PVDD1	PVDDI		V+(VSEL-10h)*1		5V)	
		0	0	0	0	0	0	0	0
17h-2	PMU PVDD2	LDO_PVDD	II IM HIGH	PROG_	VSEL_PVDD				
	1 110 1 1 2 2 2	2_0FF	PVDD2	PVDD2		VSEL*50mV (1.2	V – 1.95V)		
		2_011	_1 0002			V+(VSEL-10h)*1		.5V)	
		0	0	0	0	0	0	0	0
17h-3	PMU CVDD1	SKIP_OFF_	PROG	VSEL_CVD	01	•	•	•	•
		CVDD1	CVDD1	_		EL*50mV → 0.6	5V - 3.40V; (38	3h - 3Fh 3.4V)
		0	0	0	0	0	0	0	0
17h-4		SKIP_OFF_	-	VSEL_CVD	12	Ū	•	,	
1711-4		CVDD2	CVDD2			El *50m\/ ➡ 0.6	5V - 3 10V· (38	3h – 3Fh 3.4V	7)
			0	011. OTT, 111 - C					
		0	0	U	0	0	0	0	0
		_				10		10	
171 0	D	0	0	0	0	0	0	0	0
17h-6	PMU Hibernate	-	-	KEEP_			-	KEEP_	KEEP_
				PVDD1				CVDD2	CVDD1
		0	0	0	0	0	0	0	0
17h-7	DCDC	-						DCDC3p	
								0: 3.6V; 1: 3.2V	
		0	0	0	0	0	0	2: 3.1V; 3: 3.0V	0
101		0	0	0	0			0	0
18h	PMU Enable		DC_TEST_N			PMU_GATE		NABLE	
				VDD; 2: DVDD; VDD1; 6; CVDD			0: unused	12h-1 (PVDD1,	0
			4: PVDD2; 5: C		2; 7:RVDD			12h-1 (PVDD1, 12h-2 (PVDD2,	
								12h-3 (CVDD1,	
							4: prog 17h-4 (,
							5: unsused	· ,	
							6: prog 17h-6 (
		-	-	1-	1-	-	7: prog 17h-7 (DCDC3);	1-
1.01		U	0	0	0	0	U	U	U
19h	RTC_WakeUp		d: WAKEUP_						
			64s	32s	16s	8s	4s	2s	1s
		2 nd write/rea	d: WAKEUP	_BYTE_2					
		32ks	16ks	8ks	4ks	2ks	1ks	512s	256s
		3 rd wirte/rea	d: WAKEUP_	BYTE_3					
		WAKEUP_ON	4k*1ks	2k*1ks	1k*1Ks	512ks	256ks	128ks	64ks
				n volatile mer	nory bytes<0	:15> (128bit)			
1Ah	MISC	-		-	-	VBUS COM	P TH	12S_	PLL_MODE
						0: 4.5V; 1: 3.18	_	DIRECT	0: 16-48kS;
						2: 1.5V; 3: 0.6V		DIRECT	1: 8-12kS
		0	0	0	0	0	0	0	0
1Bh	DCDC15	DIM_UP_	DIM_RATE		I_BACKLIGH	-			
			0: no dimming;	1: 150ms	0 OFF				
		ADOWIN	2: 300ms; 3: 50			urrent = 1.25mA*	I_BACKLIGHT (1.2mA 36mA)	
			,		31 voltage fe		(
		0	0	0	0	0	0	0	0
	·	•	•	•	•	•	•	*	•

Addr	Name	D<7>	D<6>	D<5>	D<4>	D<3>	D<2>	D<1>	D<0>
20h	SYSTEM	Design_Vers	sion<3:0>			HBT_WD_ ON	JTEMP_ OFF	I2C_WD_ ON	PWR_HOLD
		1	1	0	0	0	0	0	1
21h	SUPERVISOR	V_BrownOut = 274V+BVDD_SUP*60mV		Temp_ShutDov	JTEMP_SUP Temp_ShutDown = 140C - JTEMP_SUP*5C (+140C15C) Temp_IRQ = 120C - JTEMP_SUP*5C (+120C35C)				
22h	CHARGER	BAT_TEMP		I	U	CHG_V	U	U	OCHG_OFF
2211	CHARGER	_OFF	03: 55, 70, 14 47: 280, 350,			Vchg=3.9V+50 (3.9V 4.25V	<u> </u>		
0.0 F						0	0		0 PDD1
23h	IRQ_ENRD_0	CVDD2_ EN_SD	CVDD2_ EN_IRQ	CVDD1_ EN_SD	CVDD1_ EN_IRQ	PDD2_ EN_SD	PDD2_ EN_IRQ	PDD1_ EN_SD	EN_IRQ
		CVDD2_ UNDER	CVDD2_ OVER	CVDD1_ UNDER	CVDD1_ OVER	PDD2_ UNDER	PDD2_ OVER	PDD1_ UNDER	PDD1_ OVER
0.41			0	0		0	0	0	0
24h	IRQ_ENRD_1	SD_TIME 0: 5.4s 1: 10.9s	-	PWRUP_ IRQ	WAKEUP_ IRQ	-	VOXM_ IRQ	-	-
		0	0	0	0	0	0	0	0
25h	IRQ_ENRD_2	BATTEMP_ HIGH	-	-	CHG_IRQ	-	USB_IRQ	RVDD_LOW	BVDD_LOW
			CHG_EOC	CHG_CON	CHG_ changed	USB_CON	USB_ changed		
		0	0	0	0	0	0	0	0
26h	IRQ_ENRD_3	JTEMP_ HIGH	-	HP_ OVC	I2S_ STATUS	I2S_ CHANGED		MIC_ CONNECT	HPH_ CONNECT
		0	0	0	0	0	0	0	0
27h	IRQ_ENRD_4	T_DEB 0: 512ms; 1: 25 2: 128ms; 3: 0r		XIRQ_AH	XIRQ_PP		REM_DET	RTC_ UPDATE	ADC_EOC
		0	0	0	0	0	0	0	0
28h	RTC_Cntr	-				-	-	RTC_ON	OSC32_ON
		0	0	1	0	0	0	1	1
29h	RTC_Time	IRQ_MIN	TRTC<6:0>				•	-	•
2Ah	RTC_0	0 QRTC<7:0>	1	0	0	0	0	0	0
2Bh	RTC_1	0 QRTC<15:8	-	0	0	0	0	0	0
00h		0	0	0	0	0	0	0	0
2Ch	RTC_2	QRTC<23:1	0>	0	0	0	0	0	0
2Dh	RTC_3	0 QRTC<31:24	4>	0	0	0	0	0	0
	-	0	0	0	0	0	0	0	0
2Eh	ADC10_0	5: BatTemp; 6:	BVDDR; 2: DC MICS; 7: reserv	_TEST; 3: CHG_ ved; 8: VBE_1uA VB1V; 13: VBUS	; 9: VBE_2uA;	-	-	ADC10<9:8>	
0		0	0	0	0	0	0	Х	Х
2Fh	ADC10_1	ADC10<7:0> X	> X	X	X	X	X	X	X
38-3F	UID_0 7	ID<7:0>							
		 ID<63:56>							

Data Sheet, Confidential

Table 43	LINE_OUT	_R Register
----------	----------	-------------

Name		Base		Default		
LINE_OUT_R			2-wir	e serial	00h	
Right Line Output F				egister		
Offse	et: 00h	•			X_B output to LOUTR output.	
		•			in AudioSet1 register (14h) or at a	
			•	er cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7:6	LO_MUX_B	00	R/W		audio inputs to MUX_B output at	
				LOUTR and at LOUTL		
					LOUT1R and ΣL to LOUT1L	
				01: SUM Mono Differen	tial: ΣR+ ΣL to LOUT1L and -LOUT1L	
				to LOUT1R. The gain of LOUT1R shall be 0dB to hold		
				signals in symmetr	у	
				10b = ADC (N9/N18)		
				11b = DAC (N23/N26)		
5		0	n/a			
4:0	LOR_VOL	00000	R/W	volume settings for righ	t line output, adjustable in	
				32 steps @ 1.5dB; gain	from MUX_B to LOUTR	
				11111: 6 dB gain		
				11110: 4.5 dB gain		
				00001: -39 dB gain		
				00000: -40.5 dB gain		

Table 44 LINE_OUT_L Register

Name			Base		Default	
LINE_OUT_L			2-wir	e serial	00h	
		Left Line O	utput Re	gister		
Offset: 01h MUT This		MUTE switch This register	Configures the audio gain from MUX_B output to LOUTL output and controls MUTE switch J This register is reset when the stage is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access			
7		0	n/a			
6	MUTE_OFF_J	0b	R/W	Control of MUTE switch J		
				0:line output set to mute		
				1: normal operation		
5		0	n/a			
4:0	LOL_VOL	00000	R/W	volume settings for left	line output, adjustable in	
					from MUX_B to LOUTL	
				11111: 6 dB gain		
				11110: 4.5 dB gain		
				00001: -39 dB gain		
				00000: -40.5 dB gain		

Data Sheet, Confidential

Name			Base		Default
HPH_OUT_R			2-wir	e serial	00h
		Right Head	dphone O	utput Register	
Offse	et: 02h	•			X_C output to HPR output.
			r is reset a	a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7	HP_OVC_TO_OFF	00	R/W	amplifier is powered do current thresholds are	ver current time out. The headphone wn if a over-current is detected. The 150mA at pins HPR / HPL pin or 300mA ted headphone outputs) n)
6:5	HP_MUX_C	00	R/W	00: MUX_C output connected to limiter (N24/N25) 01: MUX_C output connected to DAC (N23/N26) 10: MUX_C output connected to LineIn 1/3 (N10/N17) 11: MUX_C output connected to LineIn 2 (N11/N16)	
4:0	HPR_VOL	00000	R/W	volume settings for right headphone output, adjustable in 32 steps @ 1.5dB; gain from MUX_C to HPR output 11111: 1.07 dB gain 11110: -0.43 dB gain 00001: -43.93 dB gain 00000: -45.43 dB gain	

Table 46 HPH_OUT_L Register

Name		Base		Default			
HPH_OUT_L		2-wir	e serial	00h			
	Left Headphor			put Register			
Offse	Offset: 03h		Configures the audio gain from MUX_C output to HPL output and controls MUTE switch K This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	MUTE_ON_K	0	R/W	Control of MUTE switch 0: normal operation 1: headphone output se	n K et to mute (mute is on during power-up)		
6	HP_ON	0	R/W	0: headphone stage not powered 1: power up headphone stage			
5	HPDET_ON	0	R/W	Enables the detection when a headset gets connected. HPCM is used as a sense pin and is biased to 150mV 0: no headphone detection 1: enable headphone detection			
4:0	HPL_VOL	00000	R/W	volume settings for left	headphone output, adjustable in 32 om MUX_C output to HPL output		



Table 47	MIC_I	R Register
----------	-------	------------

Name		Base		Default		
MIC_R			2-wir	e serial 00h		
	Right Microp			put Register		
Offse	et: 06h	This registe	Configures the gain from microphone amplifier output up to mixer input (Σ). This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description		
7	MIC_AGC_OFF	0	R/W		trol enabled	
6:5	PRE_Gain	00	R/W	-	crophone preamplifier (gain from 3)	
4:0	MR_VOL	00000	R/W	volume settings for righ	it microphone input, adjustable in 32 om microphone amplifier (N4) to mixer	

Table 48 MIC_L Register

Name			Base		Default	
MIC_L			2-wir	ire serial 00h		
Left Micropho				ut Register		
		Configures	the gain fro	m microphone amplifier o	putput up to mixer input (Σ) and controls	
Offse	et: 07h	MUTE swite	ch D.			
		•			in AudioSet1 register (14h) or at a	
				er cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7	MSUP_OFF	0	R/W	0: microphone supply	enabled	
				1: microphone supply d	lisabled	
6	MUTE_OFF_D	0	R/W	Control of MUTE switch	ו D	
				0: microphone input s	set to mute	
				1: normal operation		
5	RDET_OFF	0	R/W		ne detect function (30kOhm pull-up from	
				,	the terminal as ADC-10 input	
				0: microphone detecti		
				1: microphone detection		
4:0	ML_VOL	00000	R/W		microphone input, adjustable in 32	
					om microphone amplifier (N4) to mixer	
				input (N13)		
				11111: 6 dB gain		
				11110: 4.5 dB gain		
				 00001. 20 dD asis		
				00001: -39 dB gain		
				00000: -40.5 dB gain		

Data Sheet, Confidential

Table 49	LINE_IN1	_R Register
----------	----------	-------------

Name			Base		Default		
LINE_IN1_R			2-wir	e serial	00h		
Right Line Inp			e Input 1 R	egisters			
Offse	et: 0Ah	•	Configures the gain from analog line input pin LIN1R to mixer input (Σ) and controls MUTE switch B.				
		U U	This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.				
Bit	Bit Name	Default	Access	Bit Description			
7		0	n/a				
6	LI_MUX_E	0	R/W	0: MUX_E output conne	ected to Line Input 1		
				1: MUX_E output conne	ected to Line Input 3		
5	MUTE_OFF_B	0	R/W	Control of MUTE switch	ו B		
				0: right line input is s	et to mute		
				1: normal operation			
4:0	LI1R_VOL	00000	R/W	volume settings for righ	nt line input 1, adjustable in 32 steps @		
					put pin (LIN1R) to mixer input (N10)		
				11111: 12 dB gain			
				11110: 10.5 dB gain			
				00001: -33 dB gain			
				00000: -34.5 dB gain			

Table 50 LINE_IN1_L Register

Name			Base		Default	
LINE_IN1_L			2-wir	e serial	00h	
		Left Line I	nput 1 Reg	gisters		
		Configures	the gain fro	m analog line input pin L	IN1L to mixer input (Σ) and controls	
Offse	et: 0Bh	MUTE swite				
					in AudioSet1 register (14h) or at a	
				er cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7:6	LI1_MODE	00	R/W		(right and left channel) in accordance	
				with the connected inpu		
				00: inputs switched to	-	
				-	1: inputs switched to differential mono	
				10: inputs switched to s	•	
_			DAM	11: reserved, do not us		
5	MUTE_OFF_G	0	R/W	Control of MUTE switch	•	
				0: left line input is set 1: normal operation	to mute	
4:0	LI1L_VOL	00000	R/W		t line input 1, adjustable in 32 steps @	
4.0		00000		• •	put pin (LIN1L) to mixer input (N17)	
				111111: 12 dB gain		
				11110: 10.5 dB gain		
00001: -33 dB gain						
				00000: -34.5 dB gain		

Data Sheet, Confidential

Table 51	LINE_IN2	_R Register
----------	----------	-------------

Name			Base		Default	
LINE_IN2_R			2-wir	e serial	00h	
		Right Line	Input 2 R	egister		
Offset: 0Ch		Configures the gain from analog line input pin LIN2R to mixer input (Σ) and controls MUTE switch C. This register is reset when the block is disabled in AudioSet1 register (14h) or at a				
DVDD-POR. The register cannot be written when the block is dis Bit Bit Name Default Access Bit Description			n the block is disabled.			
7:6	Dit Humo	00	n/a	Bit Beeenption		
5	MUTE_OFF_C	0	R/W	Control of MUTE switch 0: right line input is s 1: normal operation		
4:0	LI2R_VOL	00000	R/W	volume settings for right line input, adjustable in 32 steps @ 1.5dB; gain from line input pin (LIN2R) to mixer input (N11) 11111: 12 dB gain 11110: 10.5 dB gain 00001: -33 dB gain 00000: -34.5 dB gain		

Table 52 LINE_IN2_L Register

Name			Base	1	Default	
LINE_IN2_L			2-wir	e serial	00h	
		Left Line I	nput 2 Reg	gisters		
~ ~		Configures	the gain fro	om analog line input pin L	IN2L to mixer input (Σ) and controls	
Offse	et: 0Dh	MUTE switc				
					in AudioSet1 register (14h) or at a	
i	DYAL			ter cannot be written whe	n the block is disabled.	
Bit	Bit Name	Default	Access	Bit Description		
7:6	LI2_MODE	00	R/W		(right and left channel) in accordance	
				with the connected inpu		
				00: inputs switched to		
				01: inputs switched to o		
				10: inputs switched to s	•	
				11: reserved, do not us		
5	MUTE_OFF_F	0	R/W	Control of MUTE switch		
				0: left line input is set	to mute	
				1: normal operation		
4:0	LI2L_VOL	00000	R/W	• •	t line input, adjustable in 32 steps @	
				1.5dB; gain from line input pin (LIN2L) to mixer input (N16)		
				11111: 12 dB gain		
				11110: 10.5 dB gain		
				00001: -33 dB gain		
				00000: -34.5 dB gain		



Table 53	DAC_R Register	
1 4010 00	Drio_ri riogioloi	

Name			Base		Default
DAC	_R		2-wir	e serial	00h
		Right DAC	COutput R	egisters	
Offset: 0Eh		This registe	Configures the gain from DAC output to mixer input (Σ) / MUX input. This register is reset when the block is disabled in AudioSet2 register (15h) or at a DVDD-POR. The register cannot be written when the block is disabled.		
Bit	Bit Name	Default	Access	Access Bit Description	
7:5		000	n/a		
4:0	DAR_VOL	00000	R/W		nt DAC output, adjustable in 32 steps @ butput (N19) to mixer/MUX input (N23).

Table 54 DAC_L Register

Name			Base	•	Default
DAC_L			2-wir	e serial	00h
		Left DAC of	output Re	gisters	
Offse	et: 0Fh	Configures switch H.	the gain fro	om DAC output to mixer in	nput (Σ) / MUX input and controls MUTE
		This registe	r is reset w	hen the block is disabled	in AudioSet2 register (15h) or at a
		DVDD-POR	. The regist	ter cannot be written whe	n the block is disabled.
Bit	Bit Name	Default	Access	Bit Description	
7		0	n/a		
6	MUTE_OFF_H	0	R/W	Control of MUTE switch	ו H
				0: DAC output is set t	o mute
				1: normal operation	
5		0	n/a		
4:0	DAL_VOL	00000	R/W	Volume settings for left DAC output, adjustable in 32 steps @ 1.5dB: gain from DAC output (N22) to mixer/MUX input (N26). 11111: 6 dB gain 11110: 4.5 dB gain 	
				00001: -39 dB gain 00000: -40.5 dB gain	



Table 55	ADC_R Register
----------	----------------

Name			Base		Default
ADC_R			2-wir	e serial	00h
		Right ADC i	input Reg	gisters	
Offse	et: 10h	Configures MUX_A and the gain from MUX_A output to the ADC input This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			
Bit	Bit Name	Default	Access	Bit Description	
7:6	ADC_MUX_A	00	R/W	Connect MUX A output to following inputs 00: Microphone (N4/N4) 01: Line_IN1/3 (N1/N8) 10: Line_IN2 (N2/N7) 11: Audio SUM (N24/N25)	
5		0	n/a		
4:0	ADR_VOL	00000	R/W	• •	nt ADC input, adjustable in 32 steps @ A output to ADC input (N9).

Table 56 ADC_L Register

Name	e		Base		Default
ADC_L			2-wir	e serial	00h
		Left ADC in	nput Regi	sters	
Offset: 11h		Configures the gain from MUX_A output to the ADC input and controls MUTE swite This register is reset when the block is disabled in AudioSet1 register (14h) or at a DVDD-POR. The register cannot be written when the block is disabled.			in AudioSet1 register (14h) or at a
Bit	Bit Name	Default	Access	Bit Description	
7		0	n/a		
6	MUTE_OFF_A	0	R/W	Control of MUTE switch	n A
				0: ADC input is set to	mute
				1: normal operation	
5		0	n/a		
4:0	ADL_VOL	00000	R/W	•	ADC input, adjustable in 32 steps @ A output to ADC input (N18).



Nam	Name				Default
OutC	OutContr			rire serial 00h	
	Q32k and PW			Itput Control Register	
Offse	et: 12h-1	This is an e	Configures PWGD pin (Power Good) and Q32k pin (output of 32kHz oscillator). This is an extended register and needs to be enabled by writing 001b to Reg. 18 This register is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description	
7:6	DRIVE_PWGD	00	R/W	Enables the PWGD out and sets various driving 00: 12mA push-pull ou 01: 12mA open-drain ou 10: 4mA push-pull outp 11: 2mA push-pull outp	utput utput ut
5:4	MUX_PWGD	00	R/W	Multiplexes various dig 00: PowerGood contro 01: PWM signal to dim 10: SPDIF converted fr 11: PLL output clock	LEDs etc.
3:2	DRIVE_Q32K	00	R/W	Enables the Q32k output and sets various driving 00: 12mA push-pull ou 01: 12mA open-drain ou 10: 4mA push-pull output 11: 2mA push-pull output	utput utput ut ut
1:0	MUX_Q32K	00	R/W	Multiplexes various dig 00: 32kHz RTC clock 01: PWM signal to dim 10: SPDIF converted fr 11: PLL output clock	

Table 58 SPDIF Register

Name	9		Base		Default
SPDIF			2-wir	e serial	00h
		SPDIF Out	tput Contr	ol Register	
Offse	et: 12h-2				figures the SPDIF output.
					abled by writing 010b to Reg. 18h first.
		This registe	er is reset a	t a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7:5		000	n/a		
4	SPDIF_COPY_OK	0		SPDIF copy control bit	
				0: copy not permitted	
				1: copy permitted	
3	SPDIF_MCLK_INV	0		SPDIF master clock co	ntrol bit
				0: master clock	
				1: master clock invertee	d
2	SPDIF_INVALID	0		SPDIF sample status b	it
				0: sample valid	
				1: sample invalid	
1:0	SPDIF_CNTR	00	R/W	SPDIF output ON/OFF control and sample rate status bits	
				00: SPDIF output OFF	
				01: SPDIF output ON (32kS)	
				10: SPDIF output ON (4	,
				11: SPDIF output ON (4	48kS)



Table 59	PWM Register

Name			Base		Default	
PWM			2-wir	e serial	00h	
		PWM Outpu	ut Contro	l Register		
Offse	t: 12h-3	Sets the PW	M output d	uty cycle and signal pola	rity.	
0		This is an extended register and needs to be enabled by writing 011b to Reg. 18h first.				
		This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description		
7	PWM_INVERTED	0	R/W	PWM output polarity		
				0: not inverted		
		1: inverted				
6:0 PWM_CYCLE 0000000 R		R/W	Sets the PWM duty cycle			
				Duty Cycle = PWM_CY	CLE * 0.3937%	
				PWM_CYCLE = 0 mear	ns no pulse	

Table 60 AudioSet_1 Register

Name			Base	1	Default
AudioSet_1			2-wir	e serial	00h
		First Aud	io Set Regi	ister	
		Powers the	e various aud	dio inputs and outputs UF	or DOWN.
Offse	et: 14h	Attention:	This control	I register resets and hold	s microphone, line out, and ADC related
••		registers in	n reset. After	r activation the required r	egister settings need to be re-
		programme	ed.		
		This registed	er is reset a	t a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7	ADC_R_ON	0	R/W	0: ADC right channel	powered down
				1: ADC right channel e	nabled for recording
6	ADC_L_ON	0	R/W	0: ADC left channel po	owered down
				1: ADC left channel ena	abled for recording
5		0	n/a		
4	LOUT_ON	0	R/W	0: Line output powere	d down
				1: Line output enabled	
3	LIN2_ON	0	R/W	0: Line input 2 powere	ed down
				1: Line input 2 enabled	
2	LIN1_ON	0	R/W	0: Line input 1 powered down	
				1: Line input 1 enabled	
1		0	n/a		
0	MIC_ON	0	R/W	0: Microphone input powered down	
				1: Microphone input 1 e	enabled

Table 61	AudioSet_2 Register
----------	---------------------

Name			Base		Default			
AudioSet_2 2-			2-wir	e serial	00h			
		Second A	udio Set R	egister				
Offset: 15h		Attention:	Powers various internal audio blocks UP or DOWN and controls bias current. Attention: This control register resets and holds DAC related registers in reset. After					
			•	register settings need to t a DVDD-POR.	be re-programmed.			
Bit	Bit Name	Default	Access	Bit Description				
7	BIAS_OFF	0	R/W	Power-down of the AGND bias. This bit can be set, if the AFE is used for digital data transfer and PMU functions only and all the analog audio blocks are not used. 0: bias enabled 1: bias disabled, for power saving in non audio mode				
6	SUM_OFF	0	R/W	Power-down of ΣR and ΣL 0: Mixer stage enabled (limits output signal to 1Vp) 1: Mixer stage powered down				
5	AGC_OFF	0	R/W	Switches the signal limiter OFF (N20/N21) 0: automatic gain control for summing stage enabled 1: automatic gain control for summing stage disabled				
4:3		00	n/a					
2	DAC_ON	0	R/W	0: DAC powered down 1: DAC enabled				
1:0		00	n/a					



Table 62	AudioSet_3 Register
----------	---------------------

Name		Base		Default			
AudioSet_3			2-wir	e serial	00h		
		Third Auc	lio Set Reg	ister			
Offset: 16h		inputs to Σ	Sets headphone output bias currents and operation modes and enables audio signal inputs to ΣR and ΣL . This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	LIN1MIX_OFF	0	R/W	Input from line input 1 to ΣR and ΣL 0: ON 1: OFF			
6	LIN2MIX_OFF	0	R/W	Input from line input 2 to ΣR and ΣL 0: ON 1: OFF			
5	MICMIX_OFF	0	R/W	Input from microphone 1 to ΣR and ΣL 0: ON 1: OFF			
4		0	n/a				
3	DACMIX_OFF	0	R/W	Input from DAC to ΣR a 0: ON 1: OFF	ind ΣL		
2		0	n/a				
1	IBR_HPH	0	R/W	Bias current increase for on load conditions 0: 100% 1: 150%	or the headphone amplifier depending		
0	HPCM_ON	0	R/W	Power-up of the headpl 0: headphone CM buff 1: headphone CM buffe			

Table 63 PMU PVDD1 Register

Name		Base		Default		
PMU PVDD1			2-wir	e serial	00h	
		PVDD1 Lo	w Drop-O	ut Regulator (LDO3) C	ontrol Register	
Offse	et: 17h-1	This is an e	extended reg	gister and needs to be en	abled by writing 001b to Reg. 18h first.	
		This registe	er is reset at	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	LDO_PVDD1_OFF	0	R/W	Power-down of LDO for	· PVDD1	
				0: PVDD1 (LDO3) enal		
				1: PVDD1 (LDO3) powe	er-down	
6	ILIM_HIGH_PVDD1	0	R/W	Sets the current limit for	or PVDD1	
				0: 200mA current limi	t	
				1: 350mA current limit		
5	PROG_PVDD1	0	R/W		selected by external pin (VPRG1) or	
				settings stored in the 1	•	
				0: VPRG1 pin controll	ed	
			D ////	1: Register controlled		
4:0	VSEL_PVDD1	00000	R/W	•	set the LDO output in 2 different	
				resolution ranges		
				Range: 00h until 0Fh in 50mV steps PVDD1=1.2V+VSEL PVDD1*50mV		
				(1.2V until 1.95V)		
				Range: 10h until 1Fh in 100mV steps		
				PVDD1=2.0V+VSEL_PVDD1*100mV		
				(2.0V until 3.5V)		
				(2.0V until 5.5V)		



Table 64	PMU PVDD2 Register
----------	--------------------

Name			Base		Default	
PMU PVDD2			2-wir	e serial	00h	
		PVDD2 Lo	w Drop-O	ut Regulator (LDO4) C	ontrol Register	
Offse	et: 17h-2	This is an e	extended reg	gister and needs to be en	abled by writing 010b to Reg. 18h first.	
		This registe	er is reset at	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	LDO_PVDD2_OFF	0	R/W	Power-down of LDO for	· PVDD2	
				0: PVDD2 (LDO4) enal		
				1: PVDD2 (LDO4) powe		
6	ILIM_HIGH_PVDD2	0	R/W	Sets the current limit for		
				0: 200mA current limi	t	
			5.044	1: 350mA current limit		
5	PROG_PVDD2	0	R/W	-	selected by external pin (VPRG1) or	
				settings stored in the 1		
				0: VPRG1 pin controll	ea	
4:0	VSEL_PVDD2	00000	R/W	1: Register controlled	set the LDO output in 2 different	
4.0	VGEL_FVDDZ	00000		resolution ranges	set the LDO output in 2 different	
				Range: 00h until 0Fh in 50mV steps		
				PVDD2=1.2V+VSEL_PVDD1*50mV		
				(1.2V until 1.95V)		
				Range: 10h until 1Fh in 100mV steps		
				PVDD2=2.0V+VSEL_P	•	
				(2.0V until 3.5V)		

Table 65 PMU CVDD1 Register

Name			Base		Default	
PMU CVDD1			2-wir	e serial	00h	
		CVDD1 D	C/DC Buck	Regulator Control Re	gister	
Offse	et: 17h-3	This is an o	extended reg	gister and needs to be en	abled by writing 011b to Reg. 18h first.	
		This regist	er is reset a	t a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description		
7	SKIP_OFF_CVDD1	0	R/W	Disables pulse skip mo	de	
				0: 170mA current forc	e / pulse skip mode enabled	
				1: current force / pulse	skip mode disabled (only ON without	
				load)		
6	PROG_CVDD1	0	R/W	Enables settings either	selected by external pin (VPRG1) or	
				settings stored in the 1	•	
				0: VPRG1 pin controll	ed	
				1: Register controlled		
5:0	VSEL_CVDD1	00000	R/W		set the DC/DC output voltage level and	
				power the DC/DC conv		
				00000: DC/DC powered down		
				01h until 38h in 50mV steps		
				CVDD1=0.6V+VSEL_CVDD1*50mV		
				(0.65V until 3.4V)		
				38h until 3Fh = 3.4V (n	o change)	



Table 66	PMU CVDD2 Register
----------	--------------------

Name			Base		Default			
PMU CVDD2			2-wir	e serial	0x00			
		CVDD2 D	C/DC Buck	C Buck Regulator Control Register				
Offse	et: 17h-4			-	abled by writing 100bto Reg. 18h first.			
		This registe	er is reset a	t a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description				
7	SKIP_OFF_CVDD2	0	R/W		de e / pulse skip mode enabled skip mode disabled (only ON without			
6	PROG_CVDD2	0	R/W	Enables settings either settings stored in the 1 0: VPRG1 pin controll 1: Register controlled	5			
5:0	VSEL_CVDD2	00000	R/W	The voltage select bits power the DC/DC conve 00000b: DC/DC power 01h until 38h in 50mV s CVDD2=0.6V+VSEL_CV (0.65V until 3.4V) 38h until 3Fh = 3.4V (no	ed down steps VDD1*50mV			

Table 67 PMU Hibernate Register

Nam	Name				Default
PMU	PMU Hibernate			e serial	00h
		PMU Hibe	rnation Co	ontrol Register (PVDD1	, CVDD1/2)
Offse	et: 17h-6	This is an e	extended reg	when writing to this regist gister and needs to be en t a DVDD-POR.	er. abled by writing 110b to Reg. 18h first.
Bit	Bit Name	Default	Access	Bit Description	
7:6		0	n/a	-	
5	KEEP_PVDD1	0	R/W	Keeps the programmed 0: power down PVDD1 1: keep PVDD1	PVDD1 level during hibernation
4:2		0	n/a	· · ·	
1	KEEP_CVDD2	0	R/W	Keeps the programmed 0: power down CVDD2 1: keep CVDD2	CVDD2 level during hibernation
0	KEEP_CVDD1	0	R/W	Keeps the programmed 0: power down CVDD1 1: keep CVDD1	CVDD1 level during hibernation



Table 68	PMU DCDC 3V Register
----------	----------------------

Name			Base		Default
PMU	Hibernate		2-wir	e serial	00h
BVDD DC/DC			DC Boost	Regulator Control Reg	gister
Offse	Offset: 17h-7 This is an extend				abled by writing 111b to Reg. 18h first.
		This register is		reset at a DVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7:2		0	n/a		
1:0	DCDC3p	00	R/W	DCDC 3V output voltag	e programming (BVDD)
				00: 3.6V	
				01: 3.2V	
				10: 3.1V	
				11: 3.0V	

Table 69 PMU ENABLE Register

Nam	e		Base		Default		
PMU	PMU ENABLE 2-w			e serial	00h		
		PMU Extension Enable Register					
Offse	et: 18h	Enables 12h and 17h to write into extended registers and allows multiplexing supply					
					r is reset at a DVDD-POR.		
Bit	Bit Name	Default	Access	Bit Description			
7		0	n/a				
6:4	DC_TEST	000	R/W		ernal and external supply voltages to h can be further multiplexed to ADC10. SB (see reg. 2Eh)		
3	PMU_GATE	0	R/W		de in registers 0x17-x at once. If this activated as soon as they are written to		
0:2	PMU_WR_ENABLE	000	R/W	Enables extended regis 000: not used 001: enables 17h-1 for enables 12h-1 fo 010: enables 17h-2 for enables 12h-2 fo 011: enables 17h-3 for	PVDD1 settings r OutCntr settings PVDD2 settings r SPDIF settings CVDD1 settings r PWM_Cntr settings CVDD2 settings hibernation settings		



Name				Base		Default		
RTC_	RTC_WakeUp			2-wire	serial	n/a		
	RTC			RTC Wake-Up and SRAM Register				
Offse	t: 19h	need to be the counter 3 rd byte ena	Sets and enables the RTC wake-up counter and programs the 128bit SRAM. 3 bytes need to be written in a sequence to set the counter. The 3-byte sequence allows to set the counter to every value between 1sec and 8388608sec (=97 days). The MSB of th 3 rd byte enables the wake-up counter. Byte 419 will program the static 128bit SRAW which is supplied by RVDD. This register is reset at a RVDD-POR.					
Adr.	Byte Name	Default	Acc	cess	Bit Description			
7:0	WAKE_UP_BYTE0 (1 st write to 0x19 is byte 0)	00h	R/W		0000 0001: 1sec 0000 0010: 2sec 0000 0100: 4sec 0000 1000: 8sec 0001 0000: 16sec 0010 0000: 32sec 0100 0000: 64sec 1000 0000: 128sec			
7:0	WAKE_UP_BYTE1 (2 nd write to 0x19 is byte 1)	00h	R/W		0000 0001: 256sec 0000 0010: 512sec 0000 0100: 1 024sec 0000 1000: 2 048sec 0001 0000: 4 096sec 0010 0000: 8 192sec 0100 0000: 16 384sec 1000 0000: 32 768sec			
7:0	WAKE_UP_BYTE2 (3 rd write to 0x19 is byte 2)	00h	R/W	/	000 0001: 65 536sec 000 0010: 131 072sec 000 0100: 262 144sec 000 1000: 524 288sec 001 0000: 1 048 576s 010 0000: 2 097 152s 100 0000: 4 194 304s 0xxx xxxxxb = wake-up 1xxx xxxxxb = wake-up	ec ec ec disabled		
7:0	SRAM_128 (4 th 19 th write to 0x19 programs the 128bit static SRAM)	00000000	R/W		xxxx xxxxb = byte 4 : xxxx xxxxb = byte 19			

Data Sheet, Confidential

Table 71	USB_UTIL Register
----------	-------------------

Name			Base		Default			
MISC	;		2-wir	2-wire serial 00h				
		Miscellan	Miscellaneous Register					
Offse	et: 1Ah	USB Host p	protocols. 12	read back VBUS voltage S mode settings t a DVDD-POR.	levels for supporting USB OTG and			
Bit	Bit Name	Default	Access	Bit Description				
4:7		0000	n/a					
3:2	VBUS_COMP_TH	00	R/W	Sets the threshold for t be read in register 25h. 00: 4.5V 01: 3.18V 10: 1.5V 11: 0.6V	he VBUS comparator. The output can			
1	I2S_DIRECT	0	R/W		n to an input for an external master the CPU). This bit overwrites prior in.			
0	PLL_MODE	0	R/W	Preset of PLL bias for t 0: 16-48kS 1: 8-12kS	he following sampling frequencies			

Table 72 DCDC15 Register

Name	e		Base		Default				
DCDC15				e serial	00h				
			15V DCDC Step-up Control Register						
Offse	et: 1Bh		Controls the back-light current and back-light dim rate.						
		•	er is reset a	t a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description					
7	DIM_UP_xDOWN	0	R/W	Starts dimming UP/DO when DIM_RATE = 00b 0: dim DOWN 1: dim UP	WN or switches LED back-light ON/OFF				
6:5	DIM_RATE	00	R/W	Sets the dim rate of the I_BACKLIGHT and vice 00: no dimming (imme 01: 150ms 10: 300ms 11: 500ms					
4:0	I_BACKLIGHT	00000	R/W	current source to contro	ned off				

Data Sheet, Confidential

Table 73 Sy	vstem Register
-------------	----------------

Name			Base		Default			
System			2-wir	e serial	C1h			
			System Settings Register					
Offse	et: 20h	down by a	Controls the powering down conditions of the AFE. The IC can also be emergency sl down by a high level for 5.4sec (or 10.9sec see reg. 24h) at the PWRUP input pin This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Access Bit Description				
7:4	Version <3:0>	1100	R	AFE number to identify the design version 1011: revision 4				
3	HBT_WD_ON	0	R/W	Heartbeat (HBT) Watchdog The watchdog counter will be reset by a rising edge at the HBT input pin which has to occur at least every 500ms. If the watchdog counter is not reset, the AFE will be powered down. 0: HBT watchdog is disabled 1: HBT watchdog is enabled				
2	JTEMP_OFF	0	R/W	Junction temperature supervision (level can be set in register 21h) 0: temperature supervision enabled 1: temperature supervision disabled				
1	I2C_WD_ON	0	R/W	 2-wire serial interface watchdog To reset the watchdog counter a 2-wire serial read operation has to be performed at least every 500ms. If the watchdog counter is not reset, the AFE will be powered down. 0: watchdog is disabled 1: watchdog is enabled 				
0	PWR_HOLD	1	R/W	0: power up hold is cleared and AFE will power down 1: is automatically set to on after power on				

Table 74Supervisor Register

Name					Default	
SUPERVISOR			2-wir	e serial	00h	
		Supervisor Register				
Offse	et: 21h	Sets the threshold levels of battery supply and junction temperature supervision.				
		This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description		
7:5	BVDD_SUP<2:0>	000	R/W	Sets the threshold (bro for an interrupt at low b V_BrownOut=2.74+BVE 000: 2.74V 001: 2.80V 110: 3.10V 111: 3.16V		
4:0	JTEMP_SUP<4:0>	00000	R/W	111: 3.16V Sets the threshold for junction temperature emergency shutdown and junction temperature interrupt Invoke shutdown at: JTemp_SD=140-JTEMP_Sup*5°C Invoke interrupt at: JTemp_IRQ=120-JTEMP_Sup*5°C JT_Sup IRQ Shutdown 00000 120°C 140°C 00001 115°C 135°C 11110 -30°C -10°C 11111 -35°C -15°C		



Table 75	Charger Register
	onunger register

Name					Default		
CHARGER			2-wir	e serial	00h		
		Charger Control Register					
Offse	et: 22h	Sets the charging current, end of charge voltage and battery temp. supervision. This register is reset at a DVDD-POR.			e and battery temp. supervision.		
Bit	Bit Name	Default	Access	Bit Description			
7	BAT_TEMP_OFF	0	R/W	0: enables 15uA supp 1: disables supply	ly for external 100k NTC resistor		
6:4	CHG_I	000	R/W	set maximum charging current 111: 460 mA 110: 420 mA 101: 350 mA 100: 280 mA 011: 210 mA 010: 140 mA 001: 70 mA 000: 55 mA			
3:1	CHG_V	000	R/W	set maximum charger voltage in 50mV steps 111: 4.25 V 110: 4.2 V 001: 3.95 V 000: 3.9 V			
0	CHG_OFF	0	R/W	0: enables Charger 1: disables Charger			

austriamicrosystems austriamicrosystems

Table 76	First Interrupt Register
----------	--------------------------

Name			Base		Default		
IRQ_ENRD_0			2-wir	e serial 00h			
		First Inter	errupt Register				
Offset: 23h		Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	Bit Description			
7	CVDD2_EN_SD	0	W	CVDD2 occurs 0: disable 1: enable	AFE when a -10% under-voltage spike at		
	CVDD2_UNDER	х	R		-5% under-voltage at CVDD1 occurs		
6	CVDD2_EN_IRQ	0	W	Enables interrupt for ov CVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of		
	CVDD2_OVER	х	R	This bit is set when a +	-8% over-voltage at CVDD1 occurs		
5	CVDD1_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-volta CVDD1 occurs 0: disable 1: enable			
	CVDD1_UNDER	x	R	This bit is set when a -	-5% under-voltage at CVDD1 occurs		
4	CVDD1_EN_IRQ	0	W	Enables interrupt for ov CVDD1 0: disable 1: enable	ver-voltage/under-voltage supervision of		
	CVDD1_OVER	x	R	This bit is set when a +	-8% over-voltage at CVDD1 occurs		
3	PVDD2_EN_SD	0	W	Invokes shut-down of AFE when a -10% under-voltage spike PVDD2 occurs 0: disable 1: enable			
	PVDD2_UNDER	х	R	This bit is set when a -	-5% under-voltage at PVDD2 occurs		
2	PVDD2_EN_IRQ	0	W	PVDD2 0: disable 1: enable	ver-voltage/under-voltage supervision of		
4	PVDD2_OVER	x	R		-5% over-voltage at PVDD2 occurs		
1	PVDD1_EN_SD	0	W	PVDD1 occurs 0: disable 1: enable	AFE when a -10% under-voltage spike at		
	PVDD1_UNDER	x	R		-5% under-voltage at PVDD1 occurs		
0	PVDD1_EN_IRQ	0	W	Enables interrupt for ov PVDD1 0: disable 1: enable	ver-voltage/under-voltage supervision of		
	PVDD1_OVER	x	R		-5% over-voltage at PVDD1 occurs		
	PVDDI_OVER	X	ĸ	This bit is set when a +	-5% over-voltage at PVDD1 occurs		



Table 77	Second Interrupt Register
----------	---------------------------

Name					Default		
IRQ_ENRD_1			2-wir	e serial 00h			
		Second In	Second Interrupt Register				
Offset: 24h		interrupts, register at settings. Th	Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	SD_TIME_5	0	R/W	Control bit which sets the emergency shut-down time from 5.4sec to 10.9sec. The shut-down of AS3518 is invoked by a high signal at the PWRUP input pin. 0: 5.4sec 1: 10.9sec			
6		0	n/a				
5	PWRUP_IRQ	0	W	the PWRUP input pin o 0: disable 1: enable			
X F		R		r a high level of min. BVDD/3 at the rs (PWRUP pin is commonly connected			
4	WAKEUP_IRQ	0	W	Enables interrupt which is invoked whenever a wake-up from RTC wake-up counter occurs 0: disable 1: enable			
		Х	R	This bit is set when a wake-up has been invoked by the RTC wake-up counter.			
3		0	n/a				
2	VOXM_IRQ	0	W	threshold at the MIC in 0: disable 1: enable			
		x	R		oltage threshold of 5mVRMS (unfiltered) ached (voice activation)		
0:1		00	n/a				

Table 78	Third Interrupt Register
----------	--------------------------

Name			Base	•	Default
IRQ_ENRD_2			2-wir	e serial	00h
		Third Inter	rupt Regi	ster	
Offse	et: 25h	interrupts, w register at th	Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disabl settings. This register is reset at a DVDD-POR.		interrupt status and will clear the ead back the interrupt enable/disable
Bit	Bit Name	Default	Access	Bit Description	
7	BATTEMP_HIGH (level)	0	W	Battery over-temperature interrupt setting. 0: disable 1: enable interrupt if battery temperature exceeds 4 The interrupt must not be enabled if the charger blo battery temperature supervision is disabled	
x R Battery over-temp 0: battery tempera 1: battery tempera turned off. The cha		turned off. The charger temperature gets below	below 45°C was too high and the charger was will be turned on again, when the v 42°C		
6	CHG_EOC	X	R	Battery end of charge i 0: battery charging in p 1: charging is complete nominal current, turn o	progress e, charging current is below 10% of
5	CHG_CON	x	R	0: no charger input sou 1: charger input source connected during wake	e connected, also valid if charger is
4	CHG_CHANGED 0 W Charger status change interrupt settir (status change) 0 W Charger status change interrupt settir		on a low to high or high to low change		
		X	R	Charger input status ch 0: charger status not cl	nange interrupt reading
3	USB_CON	x	R	0: no USB input connected 1: USB input connected, also valid if USB is connected during wakeup. The threshold can be set in the USB_UTIL register (1Ah)	
2 USB_CHANGED (status change) 0 W USB input status change interrupt setting 0: disable 1: enables an interrupt on a low to high or of VBUS pin. The threshold can be set in register (1Ah) x R USB input status change interrupt readin 0: USB input status not changed 1: USB input status changed, check USB		on a low to high or high to low change hold can be set in the USB_UTIL			
		X	R	0: USB input status not	t changed



1	RVDD_LOW (level)	0	W	Real time clock supply (RVDD) under-voltage interrupt setting 0: disable 1: enable
		X	R	Real time clock supply interrupt reading 0: RTC supply o.k. 1: RTC supply (RVDD) was low, RTC not longer valid The interrupt gets set in hibernation or during power-up even if the interrupt is not enabled thus allowing to recognise a change of the battery connected to BVDDR during hibernation or shutdown. For a valid reading, the interrupt has to be enabled first.
0	BVDD_LOW (level)	0	W	BVDD under-voltage supervisor interrupt setting 0: disable 1: enable
		x	R	BVDD supervisor interrupt setting 0: BVDD is above brown out level 1: BVDD has reached brown out level The threshold can be set in the SUPERVISOR register (21h)

Table 79Fourth Interrupt Register

Name			Base		Default		
IRQ	ENRD_3		2-wir	e serial 0x00			
		Fourth In	terrupt Reg	upt Register			
Offset: 0x26		interrupts, register at	Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description			
7	JTEMP_HIGH (level)	0	W	Supervisor junction ove 0: disable 1: enable	er-temperature interrupt setting		
		X	R	0: chip temperature bel 1: chip temperature has	er-temperature interrupt reading ow threshold s reached the threshold et in the SUPERVISOR register (21h)		
6		0	n/a				
5	HP_OVC (level)	0	W	Headphone over-currer 0: disable 1: enable The interrupt must not disabled	nt interrupt setting be enabled if the headphone block is		
		x	R	shut down. The current	cted rent detected, headphone amplifier was thresholds are 150mA at HPR / HPL pin. The shut-down time can be set in		
4	I2S_status	x	R	0: no LRCK on I2S inte 1: LRCK on I2S interfac			
3	I2S_changed (status change)	0	W	I2S input status change 0: disable 1: enable	e interrupt setting		
		x	R	I2S input status change 0: I2S input status not 1: I2S input status char	changed		
2		0	n/a				

austriamicrosystems

Data Sheet, Confidential

Name			Base		Default			
IRQ_ENRD_3			2-wir	e serial	0x00			
		Fourth Int	errupt Reg	rupt Register				
			Please be aware that writing to this register will enable/disable the corresponding					
Offse	et: 0x26				interrupt status and will clear the			
					ead back the interrupt enable/disable			
-	B 14 M	-	-	is reset at a DVDD-POR.				
Bit	Bit Name	Default	Access	Bit Description				
1	MIC_CONNECT	0	W	-	etection interrupt setting			
	(level)			0: disable				
				1: enable				
		х	R	Microphone connect detection interrupt reading				
			0: no microphone connected to MIC input					
			1: microphone connected at MIC input.					
		This interrupt is only invoked when the microphone stage						
			powered down. The IRQ will be released after ena					
				microphone stage.				
				÷ .	e during operation has to be done by			
				measuring the supply o				
0	HPH_CONNECT	0	W	-	tection interrupt setting			
	(level)			0: disable				
				1: enable				
		х	R		tection interrupt reading			
				0: no headphone conne				
				1: headphone connecte				
					woked when the headphone stage is			
					Q will be released after enabling the			
				headphone stage.				
				Detecting a headphone	e during operation is not possible.			



Table 80	Fifth Interupt Register
----------	-------------------------

Nam	Name)	Default			
IRQ_	ENRD_4		2-wir	e serial	0x00			
		Fifth Inter	rupt Regis	ster				
		Please be a	Please be aware that writing to this register will enable/disable the corresponding					
Offse	et: 0x27	interrupts, v	interrupts, while with reading you get the actual interrupt status and will clear the					
			register at the same time. It is not possible to read back the interrupt enable/disable					
		•	settings. This register is reset at a DVDD-POR.					
Bit	Bit Name	Default	Access	•				
7:6	T_DEB<1:0>	00	R/W		ger connect de-bounce time:			
				00: 512ms				
				01: 256ms				
				10: 128ms				
				11: Oms				
5	XIRQ_AH	0	R/W	Sets the active output s	state of the XIRQ line:			
				0: IRQ is active low				
				1: IRQ is active high				
		Sets the XIRQ output b						
				0: IRQ output is open				
				1: IRQ output is push pull				
3		0	n/a					
2	REM_DET	0	W		press detection interrupt setting			
	(edge)			0: disable				
			_	1: enable				
		x	R		v press detection interrupt reading			
				0: no key press detecte				
					urrent got increased, remote key press			
4			14/	detected -> measure M				
1	RTC_UPDATE	0	W	RTC timer interrupt set	ting			
	(edge)			0: disable				
			D	1: enable	din a			
		x	R	RTC timer interrupt rea 0: no RTC interrupt occ				
					curred occurred. Selecting minute or second			
				interrupt can be done v				
0	ADC_EOC	0	W	ADC end of conversion				
U	(edge)	U	vv	0: disable	interrupt setting			
	(duge)			1: enable				
		x	R	ADC end of conversion	interrupt reading			
		^		0: ADC conversion not				
					shed. Read out ADC_0 and ADC_1			
				register to get the resu				
			1	register to get the resu				



Table 81	RTC_Cntr Register
----------	-------------------

Name			Base		Default	
RTC_Cntr				e serial	03h	
Offse	et: 28h	RTC Cont	rol Regist	er		
000		This registe	This register is reset at a DVDD-POR.			
Bit	Bit Name	Default	Access	Bit Description		
7:2		000000	n/a			
1	RTC_ON	1	R/W	RTC counter clock cont	trol:	
				0: Disable clock for RT	C counter	
				1: Enables clock for RTC counter		
0	OSC_ON	1	RW	RTC oscillator control:		
				0: Disable RTC oscillat	or	
				1: Enable RTC oscillator		

Table 82 RTC_Time Register

Name			Base		Default
RTC_Time 2			2-wir	e serial 40h	
Offs	et: 29h	RTC Timi	ng Registe	r	
01130		This regist	er is reset a	t a RVDD-POR.	
Bit	Bit Name	Default	Access	Bit Description	
7	IRQ_MIN	0	R/W	0: generates an interrupt every second 1: generates an interrupt every minute The interrupt has to be enable in IRQ_ENRD_4 (27h)	
6:0	RTC_TBC<6:0>	1000000	R/W	These bits are used to 32kHz crystal.	correct the inaccuracy of the used TC, 128 steps @ 7.6ppm 1)

Table 83 RTC_0 to RTC_3 Register

Name			Base		Default
RTC_0 to RTC_3			2-wir	e serial	00 00 00 00h
Offset: 2Ah to 2Dh RTC Time-bas			-base Sec	onds Register	
		This registe	er is reset a		
Adr.	Byte Name	Default	Access	Bit Description	
2Ah	RTC_0	00h	R/W	QRTC<7:0>; RTC seco	onds bits 0 to 7
2Bh	RTC_1	00h	R/W	QRTC<15:8>; RTC seconds bits 8 to 15	
2Ch	RTC_2	00h	R/W	/W QRTC<23:9>; RTC seconds bits 9 to 23	
2Dh	RTC_3	00h	R/W	QRTC<31:24>; RTC se	econds bits 24 to 31



Name			Base		Default		
ADC1	ADC10_0			e serial	0000 00xx		
		First 10-bi	First 10-bit ADC Register				
Offse	et: 2Eh		Writing to this register will start the measurement of the selected source. This register is reset at a DVDD-POR, exception are bit 8 and 9.				
Bit	Bit Name	Default	Access	Bit Description			
7:4	ADC10_MUX	0000000	R/W	Selects ADC input sour 0000: CHGOUT 0001: BVDDR 0010: defined by DC_T 0011: CHGIN 0100: reserved 0101: BatTemp 0110: MICS 0111: reserved 1000: VBE_1uA 1001: VBE_2uA 1010: I_MICS 1011: reserved 1100: VB1V 1101: VBUS 1110: reserved 1101: reserved			
3:2		00	n/a				
1:0	ADC10<9:8>	XX	R/W	ADC result bit 9 to 8			

Table 85 ADC10_1 Register


Name			Base		Default	
ADC10_1			2-wire serial		XXXX XXXX	
Offse	et: 2Fh	Second 10-bit ADC Register				
Onse		This register is not reset.				
Bit	Bit Name	Default	Access	Bit Description		
7:0	ADC10<7:0>	XXXX XXXX	R/W	ADC result bit 7 to 0		

Table 86 UID_0 to UID_7 Register

Name)	Default		
UID_0 to UID_7			2-wire serial		n/a		
Offset: 38h to 3Fh		Unique ID Register					
		This register is read only and is not reset.					
Adr.	Byte Name	Default	Access	Bit Description			
38h	UID_0	n/a	R	Unique ID byte 0			
39h	UID_1	n/a	R	Unique ID byte 1			
3Ah	UID_2	n/a	R	Unique ID byte 2			
3Bh	UID_3	n/a	R	Unique ID byte 3			
3Ch	UID_4	n/a	R	Unique ID byte 4			
3Dh	UID_5	n/a	R	Unique ID byte 5			
3Eh	UID_6	n/a	R	Unique ID byte 6			
3Fh	UID_7	n/a	R	Unique ID byte 7			

9 Application Information

Figure 31 Typical Application Schematic



10 Package Drawings and Marking

10.1 CTBGA64

Figure 32 CTBGA64 Marking




 Table 87
 Package Code AYWWZZZ

А	Y	ww	ZZZ
A for PB free	Year	Working week assembly/packaging	Free choice

Figure 33 CTBGA64 7x7mm 0.8mm pitch






Figure 34 Reel Specification



80 - 84


Figure 35 Tape Specification





10.2 Wafer & Die

Figure 36 Die Orientation



11 Ordering Information

Table 88 Ordering Information

Device ID	Version	Temperature Range	Package Type	Delivery Form
AS3518D-ECTP			CTBGA64; 7x7mm package size, 0.8mm ball pitch	Tape & Reel (Dry Pack)
AS3518D-ECTS			CTBGA64; 7x7mm package size, 0.8mm ball pitch	Tray (Dry Pack)

Copyright

Copyright © 1997-2008, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information.

This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or lifesustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG A-8141 Schloss Premstätten, Austria T. +43 (0) 3136 500 0 F. +43 (0) 3136 5692

For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact