

# **Audio Hub CODEC for Multimedia Phones**

# **DESCRIPTION**

The WM8993 is a highly integrated ultra-low power hi-fi CODEC designed for portable devices such as multimedia phones.

A stereo 1W/channel speaker driver can operate in class D or AB mode. Low leakage and high PSRR across the audio band enable direct battery connection for the speaker supply.

Class W headphone drivers provide a dramatic reduction in playback power and are ground-referenced. Active ground loop noise rejection and DC offset correction help prevent pop noise and ground noise from degrading headphone output quality.

Powerful mixing capability allows the device to support a huge range of architectures and use cases. A highly flexible input configuration supports multiple microphone or line inputs (mono or stereo, single-ended or differential).

Fully differential internal architecture and on-chip RF noise filters ensure a very high degree of noise immunity.

ReTune<sup>™</sup> Mobile parametric EQ with fully programmable coefficients is integrated for optimization of speaker characteristics. Programmable dynamic range control is also available for maximizing loudness, protecting speakers from clipping and preventing premature shutdown due to battery droop.

The WM8993 is supplied in very small and thin 48-ball W-CSP package, ideal for portable systems.

# **FEATURES**

- 100dB SNR during DAC playback ('A' weighted)
- Low power, low noise MIC interface
- Class D or AB stereo speaker driver
	- Stereo1W into  $8Ω$  BTL speaker at <1% THD Mono 2W into 4Ω BTL speaker
- ReTune<sup>™</sup> Mobile parametric equalizer
- Dynamic range controller
- Low power Class W headphone drivers
	- Integrated charge pump and DC offset correction
	- 5mW total power for DAC playback to headphones Digital audio interface
	- All standard data formats and 2-channel TDM supported All standard sample rates from 8kHz to 48kHz
- Low power FLL
	- Provides all necessary internal clocks
	- 32kHz to 27MHz input frequency
	-
- Free-running mode for class D and charge pump • 4 highly flexible line outputs (single-ended or differential )
- Dedicated earpiece driver
- 
- "Direct voice" and "Direct DAC" paths to outputs
- Low noise paths bypass all internal mixers
- Low power consumption Active noise reduction
	- DC offset correction removes pops and clicks
	- Ground loop noise cancellation
- 48-ball W-CSP package (3.64x3.54x0.7mm, 0.5mm pitch)

# **APPLICATIONS**



**WOLFSON MICROELECTRONICS plc** 

To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews

Production Data, November 2010, Rev 4.0

# **TABLE OF CONTENTS**





PD, November 2010, Rev 4.0





PD, November 2010, Rev 4.0

# **WM8993**









# **BLOCK DIAGRAM**



# **PIN CONFIGURATION**



# **ORDERING INFORMATION**



**Note:** 

Reel quantity = 3500



# **PIN DESCRIPTION**





# **WM8993** Production Data





# **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.



# **RECOMMENDED OPERATING CONDITIONS**



**Notes** 

1. Analogue, digital and speaker grounds must always be within 0.3V of each other.

2. There is no power sequencing requirement; the supplies may be enabled in any order.

3. DCVDD must be less than or equal to AVDD1 and AVDD2.

4. DCVDD must be less than or equal to DBVDD.

5. AVDD1 must be less than or equal to SPKVDD.



## **THERMAL PERFORMANCE**

Thermal analysis should be performed in the intended application to prevent the WM8993 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND balls through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package balls to PCB (conduction).



**Figure 1 Heat Transfer Paths** 

The temperature rise T<sub>R</sub> is given by T<sub>R</sub> =  $P_D$  \*  $\Theta_{JA}$ 

- $P_D$  is the power dissipated in the device.
- $-\Theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air.  $\Theta_{JA}$  is determined with reference to JEDEC standard JESD51-9.

The junction temperature T<sub>J</sub> is given by T<sub>J</sub> = T<sub>A</sub> +T<sub>R</sub>, where T<sub>A</sub> is the ambient temperature.



**Notes:** 

1. Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.



# **ELECTRICAL CHARACTERISTICS**

#### **Test Conditions**

DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



#### **Notes:**

- 1. This changes in proportion to AVDD1 (AVDD1/3.0)
- 2. When mixing line inputs, input PGA outputs and DAC outputs the total signal must not exceed 1Vrms (0dBV).
- 3. A 1.0Vrms differential signal equates to 0.5Vrms/-6dBV per input.



DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V, T<sub>A</sub> = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



#### **Note:**

4. Input resistance will be seen in parallel with the resistance of other enabled input paths from the same pins



DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,<br>T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,<br>T<sub>A</sub> = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





# Production Data **WM8993**

#### **Test Conditions**

DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25°C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.





DCVDD = 1.2V, AVDD2 = DBVDD = CPVDD = 1.8V, AVDD1 = 3.0V, SPKVDD = 5V, DGND=AGND=CPGND=SPKGND=0V,  $T_A$  = +25<sup>o</sup>C, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.



## **TERMINOLOGY**

- 1. Signal-to-Noise Ratio (dB) SNR is a measure of the difference in level between the maximum full scale output signal and the output with no input signal applied.
- 2. Total Harmonic Distortion (dB) THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the measured output signal.
- 3. Total Harmonic Distortion plus Noise (dB) THD+N is the level of the rms value of the sum of harmonic distortion products plus noise in the specified bandwidth relative to the amplitude of the measured output signal.
- 4. Crosstalk (L/R) (dB) left-to-right and right-to-left channel crosstalk is the measured signal level in the idle channel at the test signal frequency relative to the signal level at the output of the active channel. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
- 5. Multi-Path Channel Separation (dB) is the measured signal level in the idle path at the test signal frequency relative to the signal level at the output of the active path. The active path is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the specified idle path.
- 6. Mute Attenuation This is a measure of the difference in level between the full scale output signal and the output with mute applied.
- 7. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.



# **TYPICAL PERFORMANCE**

# **POWER CONSUMPTION**



#### **Notes:**

1. Power in the load is included.

2. All figures are quoted at  $T_A = 25^{\circ}$ C.

3. All figures are quoted as quiescent current unless otherwise stated.



**AUDIO SIGNAL PATHS DIAGRAM** 

**FEM**<br>SPER<br>SPOUTN<br>SPOUTN

M





**WA, WOIFSON**<br>PD, November 2010, Rev 4.0

# **SIGNAL TIMING REQUIREMENTS**

# **MASTER CLOCK**





#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.





# **AUDIO INTERFACE TIMING**







Note that BCLK and LRCLK outputs can be inverted if required; Figure 3 shows the default, noninverted polarity of these signals.

## **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.



Note that the descriptions above assume non-inverted polarity of BCLK and LRCLK.





**Figure 4 Audio Interface Timing - Slave Mode** 

Note that BCLK and LRCLK inputs can be inverted if required; Figure 4 shows the default, noninverted polarity.

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.



**Note:** BCLK period must always be greater than or equal to MCLK period.

**Note:** the descriptions above assume non-inverted polarity of BCLK and LRCLK.



#### **TDM MODE**

In TDM mode, it is important that two ADC devices to not attempt to drive the ADCDAT pin simultaneously. The timing of the WM8993 ADCDAT tri-stating at the start and end of the data transmission is described below.



#### **Figure 5 Audio Interface Timing - TDM Mode**

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.





# **CONTROL INTERFACE TIMING**



## **Figure 6 Control Interface Timing**

#### **Test Conditions**

The following timing information is valid across the full range of recommended operating conditions.





## **DEVICE DESCRIPTION**

#### **INTRODUCTION**

The WM8993 is a low power, high quality audio codec designed to interface with a wide range of processors and analogue components. A high level of mixed-signal integration in a very small 3.64 x 3.54mm footprint makes it ideal for portable applications such as mobile phones.

Eight highly flexible analogue inputs allow interfacing to up to four microphone inputs (single-ended or differential), plus multiple stereo or mono line inputs. Connections to an external voice CODEC, FM radio, melody IC, line input, handset MIC and headset MIC are all fully supported. Signal routing to the output mixers and within the CODEC has been designed for maximum flexibility to support a wide variety of usage modes. A 'Direct Voice' path from a voice CODEC directly to the Speaker or Earpiece output drivers is included.

Nine analogue output drivers are integrated, including a stereo pair of high power, high quality Class D/AB switchable speaker drivers; these can support 1W each in stereo mode, or can be coupled to support a 2W mono speaker output. A mono earpiece driver is provided, providing output from the output mixers or from the low-power differential 'Direct Voice' path.

One pair of ground-reference headphone outputs is provided; these are powered from an integrated Charge Pump, enabling high quality, power efficient headphone playback without any requirement for DC blocking capacitors. A DC Servo circuit is available for DC offset correction, thereby suppressing pops and reducing power consumption. Four line outputs are provided, with multiple configuration options including 4 x single-ended output or 2 x differential outputs. The line outputs are suitable for output to a voice CODEC or an external speaker driver. They are also capable of driving ear speakers and stereo headsets. Ground loop feedback is available on the headphone outputs and the line outputs, providing rejection of noise on the ground connections. All outputs have integrated pop and click suppression features.

Internal differential signal routing and amplifier configurations have been optimised to provide the lowest possible power consumption for a wide range of usage scenarios, including voice calls and music playback. The speaker drivers offer low leakage and high PSRR; this enables direct connection to a Lithium battery. The speaker drivers provide eight levels of AC and DC gain to allow output signal levels to be maximised for many commonly-used SPKVDD/AVDD1 combinations.

The stereo ADCs and DACs are of hi-fi quality, using a 24-bit low-order oversampling architecture to deliver optimum performance. A flexible clocking arrangement supports mixed ADC and DAC sample rates, whilst an integrated ultra-low power FLL provides additional flexibility. A high pass filter is available in the ADC path for removing DC offsets and suppressing low frequency noise such as mechanical vibration and wind noise. A digital mixing path from the ADC to the DAC provides a sidetone of enhanced quality during voice calls. DAC soft mute and un-mute is available for pop-free music playback.

The integrated Dynamic Range Controller (DRC) and ReTune™ Mobile 5-band parametric equaliser (EQ) provide further processing capability of the digital audio paths. The DRC provides compression and signal level control to improve the handling of unpredictable signal levels. 'Anti-clip' and 'quick release' algorithms improve intelligibility in the presence of transients and impulsive noises. The EQ provides the capability to tailor the audio path according to the frequency characteristics of an earpiece or loudspeaker, and/or according to user preferences.

The WM8993 has a highly flexible digital audio interface, supporting a number of protocols, including <sup>12</sup>S, DSP, MSB-first left/right justified, and can operate in master or slave modes. PCM operation is supported in the DSP mode. A-law and  $\mu$ -law companding are also supported. Time division multiplexing (TDM) is available to allow multiple devices to stream data simultaneously on the same bus, saving space and power.

The system clock (CLK\_SYS) provides clocking for the ADCs, DACs, DSP core, digital audio interface and other circuits. CLK\_SYS can be derived directly from the MCLK pin or via an integrated FLL, providing flexibility to support a wide range of clocking schemes. Typical portable system MCLK frequencies, and sample rates from 8kHz to 48kHz are all supported. Automatic configuration of the clocking circuits is available, derived from the sample rate and from the MCLK / CLK\_SYS ratio.

The integrated FLL can be used as a free-running oscillator, enabling autonomous clocking of the Class D drivers, Headphone Charge Pump and DC Servo if required. (Note that hi-fi ADC / DAC operation requires an external crystal.)



The WM8993 uses a standard 2-wire control interface, providing full software control of all features, together with device register readback. An integrated Control Write Sequencer enables automatic scheduling of control sequences; commonly-used signal configurations may be selected using readyprogrammed sequences, including time-optimised control of the WM8993 pop suppression features. It is an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs. Unused circuitry can be disabled under software control, in order to save power; low leakage currents enable extended standby/off time in portable battery-powered applications.

Versatile GPIO functionality is provided, with support for button/accessory detect inputs, or for clock, system status, or programmable logic level output for control of additional external circuitry. Interrupt logic, status readback and de-bouncing options are supported within this functionality.



#### **INPUT SIGNAL PATH**

The WM8993 has eight highly flexible analogue input channels, configurable in a large number of combinations:

- 1. Up to four fully differential or single-ended microphone inputs
- 2. Up to eight mono line inputs or 4 stereo line inputs
- 3. A dedicated mono differential input from external voice CODEC

These inputs may be mixed together or independently routed to different combinations of output drivers. An internal record path is provided at the input mixers to allow DAC output to be mixed with the input signal path (e.g. for voice call recording).

The WM8993 input signal paths and control registers are illustrated in Figure 7.



**Figure 7 Control Registers for Input Signal Path** 



#### **MICROPHONE INPUTS**

Up to four microphones can be connected to the WM8993, either in single-ended or differential mode. A dedicated PGA is provided for each microphone input. Two low noise microphone bias circuits are provided, reducing the need for external components.

For single-ended microphone inputs, the microphone signal is connected to the inverting input of the PGAs (IN1LN, IN2LN, IN1RN or IN2RN). The non-inverting inputs of the PGAs are internally connected to VMID in this configuration. The non-inverting input pins IN1LP, IN2LP, IN1RP and IN2RP are free to be used as line connections to the input or output mixers in this configuration.

For differential microphone inputs, the non-inverted microphone signal is connected to the noninverting input of the PGAs (IN1LP, IN2LP, IN1RP or IN2RP), whilst the inverted (or 'noisy ground') signal is connected to the inverting input pins (IN1LN, IN2LN, IN1RN and IN2RN).

The gain of the input PGAs is controlled via register settings, as defined in Table 4. Note that the input impedance of both inverting and non-inverting inputs changes with the input PGA gain setting, as described under "Electrical Characteristics". See also the "Applications Information" for details of input resistance at all PGA Gain settings.

The microphone input configurations are illustrated in Figure 8 and Figure 9. Note that any PGA input pin that is used in either microphone configuration is not available for use as a line input path at the same time.





#### **Figure 8 Single-Ended Microphone Input Figure 9 Differential Microphone Input**

#### **MICROPHONE BIAS CONTROL**

There are two MICBIAS generators which provide low noise reference voltages suitable for biasing electret condenser (ECM) type microphones via an external resistor. Note that an external decoupling capacitor is also required on each of the MICBIAS outputs. A suitable capacitor must be connected whenever the associated MICBIAS output is enabled. Refer to the "Applications Information" section for recommended external components.

The MICBIAS voltages can be enabled using the MICB1 ENA and MICB2 ENA control bits; the voltage of each can be selected using the MICB1\_LVL and MICB2\_LVL register bits as detailed in Table 1.



**Table 1 Microphone Bias Control** 


Note that the maximum source current capability for MICBIAS1 and MICBIAS2 is 2.4mA each. The external biasing resistance must be large enough to limit each MICBIAS current to 2.4mA across the full microphone impedance range.

An external capacitor is required on MICBIAS1 and MICBIAS2 in order to ensure accuracy and stability of each regulator. The recommended capacitance is 4.7µF in each case. See "Recommended External Components" for further details.

Note that, if the MICBIAS1 or MICBIAS2 regulator is not enabled, then no external capacitor is required on the respective MICBIAS pin.

#### **MICROPHONE CURRENT DETECT**

A MICBIAS current detect function allows detection of accessories such as headset microphones. When the MICBIAS load current exceeds one of two programmable thresholds, (e.g. short circuit current or normal operating current), an interrupt or GPIO output can be generated. The current detection circuit is enabled by the JD\_ENA bit; the current thresholds are selected by the JD\_THR and JD\_SCTHR register fields as described in Table 66. See "General Purpose Input/Output" for a full description of these fields.

#### **LINE AND VOICE CODEC INPUTS**

All eight analogue input pins may be used as line inputs. Each line input has different signal path options, providing flexibility, high performance and low power consumption for many different usage modes.

IN1LN and IN1RN can operate as single-ended line inputs to the input PGAs IN1L and IN1R respectively. These inputs provide a high gain path if required for low input signal levels.

IN2LN and IN2RN can operate as single-ended line inputs to the input PGAs IN2L and IN2R respectively, providing further high gain signal paths. These pins can also be connected to either of the output mixers MIXOUTL and MIXOUTR.

IN1LP and IN1RP can operate as single-ended line inputs to the input mixers MIXINL and MIXINR, or to the speaker mixers SPKMIXL and SPKMIXR. These signal paths enable power consumption to be reduced, by allowing the input PGAs and other circuits to be disabled if not required.

IN2LP/VRXN and IN2RP/VRXP can operate in three different ways:

- Mono differential 'RXVOICE' input (e.g. from an external voice CODEC) to the input mixers MIXINL and MIXINR.
- Single-ended line inputs to either of the output mixers MIXOUTL and MIXOUTR.
- Ultra-low power mono differential 'Direct Voice' input (e.g. from an external voice CODEC) to the ear speaker driver on HPOUT2, or to either of the speaker drivers on SPKOUTL and **SPKOUTR**

Signal path configuration to the input PGAs and input mixers is detailed later in this section. Signal path configuration to the output mixers and speaker mixers is described in "Output Signal Path".

The line input and voice CODEC input configurations are illustrated in Figure **10** through to Figure **13**.





#### **INPUT PGA ENABLE**

The Input PGAs are enabled using register bits IN1L\_ENA, IN2L\_ENA, IN1R\_ENA and IN2R\_ENA, as described in Table 2. The Input PGAs must be enabled for microphone input on the respective input pins, or for line input on the inverting input pins IN1LN, IN1RN, IN2LN, IN2RN.



**Table 2 Input PGA Enable** 

For normal operation of the input PGAs, the reference voltage VMID and the bias current must also be enabled. See "Reference Voltages and Master Bias" for details of the associated controls VMID\_SEL and BIAS\_ENA.

W PD, November 2010, Rev 4.0

#### **INPUT PGA CONFIGURATION**

Each of the Input PGAs can operate in a single-ended or differential mode. In differential mode, both inputs to the PGA are connected to the input source. In single-ended mode, the non-inverting input to the PGA must be connected to VMID. Configuration of the PGA inputs to the WM8993 input pins is controlled using the register bits shown in Table 3.

Single-ended microphone operation is configured by connecting the input source to the inverting input of the applicable PGA. The non-inverting input of the PGA must be connected to the buffered VMID reference. Note that the buffered VMID reference must be enabled, using the VMID\_BUF\_ENA register, as described in "Reference Voltages and Master Bias".

Differential microphone operation is configured by connecting the input source to both inputs of the applicable PGA.

Line inputs to the input pins IN1LN, IN2LN, IN1RN and IN2RN must be connected to the applicable PGA. The non-inverting input of the PGA must be connected to VMID.

Line inputs to the input pins IN1LP, IN2LP, IN1RP or IN2RP do not connect to the input PGAs. The non-inverting inputs of the associated PGAs must be connected to VMID. The inverting inputs of the associated PGAs may be used as separate mic/line inputs if required.

The maximum available attenuation on any of these input paths is achieved by using register bits shown in Table 3 to disconnect the input pins from the applicable PGA.



**Table 3 Input PGA Configuration** 



### **INPUT PGA VOLUME CONTROL**

Each of the four Input PGAs has an independently controlled gain range of -16.5dB to +30dB in 1.5dB steps. The gains on the inverting and non-inverting inputs to the PGAs are always equal. Each Input PGA can be independently muted using the PGA mute bits as described in Table 4, with maximum mute attenuation achieved by simultaneously disconnecting the corresponding inputs described in Table 3.

To prevent "zipper noise", a zero-cross function is provided on the input PGAs. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK ENA, the timeout period is set by TOCLK RATE. See "Clocking and Sample Rates" for more information on these fields.

The IN1\_VU and IN2\_VU bits control the loading of the input PGA volume data. When IN1\_VU and IN2\_VU are set to 0, the PGA volume data will be loaded into the respective control register, but will not actually change the gain setting. The IN1L and IN1R volume settings are both updated when a 1 is written to IN1\_VU; the IN2L and IN2R volume settings are both updated when a 1 is written to IN2\_VU. This makes it possible to update the gain of the left and right signal paths simultaneously.



The Input PGA Volume Control register fields are described in Table 4 and Table 5.



# Production Data **WM8993**



**Table 4 Input PGA Volume Control** 







**Table 5 Input PGA Volume Range** 

#### **INPUT MIXER ENABLE**

The WM8993 has two analogue input mixers which allow the Input PGAs and Line Inputs to be combined in a number of ways and output to the ADCs, Output Mixers, or directly to the output drivers via bypass paths.

The input mixers MIXINL and MIXINR are enabled by the MIXINL\_ENA and MIXINR\_ENA register bits, as described in Table 6. These control bits also enable the RXVOICE input path, described in the following section.



**Table 6 Input Mixer Enable** 

#### **INPUT MIXER CONFIGURATION AND VOLUME CONTROL**

The left and right channel input mixers MIXINL and MIXINR can be configured to take input from up to five sources:

- 1. IN1L or IN1R Input PGA
- 2. IN2L or IN2R Input PGA
- 3. IN1LP or IN1RP pin (PGA bypass)
- 4. RXVOICE mono differential input from IN2LP/VRXN and IN2RP/VRXP
- 5. MIXOUTL or MIXOUTR Output Mixer (Record path)

The Input Mixer configuration and volume controls are described in Table 7 for the Left input mixer (MIXINL) and Table 8 for the Right input mixer (MIXINR). The signal levels from the Input PGAs may be set to Mute, 0dB or 30dB boost. Gain controls for the PGA bypass, RXVOICE and Record paths provide adjustment from -12dB to +6dB in 3dB steps.

To prevent pop noise, it is recommended that gain and mute controls for the input mixers are not modified while the signal paths are active. If volume control is required on these signal paths, it is recommended that this is implemented using the input PGA volume controls or the ADC volume controls. The ADC volume controls are described in the "Analogue to Digital Converter (ADC)" section.



# Production Data **WM8993**



**Table 7 Left Input Mixer (MIXINL) Volume Control** 





**Table 8 Right Input Mixer (MIXINR) Volume Control** 



# **ANALOGUE TO DIGITAL CONVERTER (ADC)**

The WM8993 uses stereo 24-bit, 128x oversampled sigma-delta ADCs. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. An oversample rate of 64x can also be supported - see "Clocking and Sample Rates" for details. The ADC full scale input level is proportional to AVDD1 - see "Electrical Characteristics". Any input signal greater than full scale may overload the ADC and cause distortion.





**Table 9 ADC Enable Control** 

### **ADC DIGITAL VOLUME CONTROL**

The output of the ADCs can be digitally amplified or attenuated over a range from -71.625dB to +17.625dB in 0.375dB steps. The volume of each channel can be controlled separately. The gain for a given eight-bit code X is given by:

 $0.375 \times (X-192)$  dB for  $1 \le X \le 239$ ; MUTE for  $X = 0$  +17.625dB for 239  $\le X \le 255$ 

The ADC\_VU bit controls the loading of digital volume control data. When ADC\_VU is set to 0, the ADCL\_VOL or ADCR\_VOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to ADC\_VU. This makes it possible to update the gain of both channels simultaneously.



**Table 10 ADC Digital Volume Control** 





**Table 11 ADC Digital Volume Range** 



# **HIGH PASS FILTER**

A digital high pass filter is applied by default to the ADC path to remove DC offsets. This filter can also be programmed to remove low frequency noise in voice applications (e.g. wind noise or mechanical vibration). This filter is controlled using the ADC\_HPF and ADC\_HPF\_CUT register bits.

In hi-fi mode the high pass filter is optimised for removing DC offsets without degrading the bass response and has a cut-off frequency of 3.7Hz at fs=44.1kHz.

In voice mode the high pass filter is optimised for voice communication and it is recommended to program the cut-off frequency below 300Hz (e.g. ADC\_HPF\_CUT=11 at fs=8kHz or ADC\_HPF\_CUT=10 at fs=16kHz).



**Table 12 ADC High Pass Filter Control Registers** 



**Table 13 ADC High Pass Filter Cut-Off Frequencies** 

The high pass filter characteristics are shown in the "Digital Filter Characteristics" section.



# **DIGITAL MIXING**

The ADC and DAC data can be combined in various ways to support a range of different usage modes.

Data from either of the two ADCs can be routed to either the left or the right channel of the digital audio interface. In addition, data from either of the digital audio interface channels can be routed to either the left or the right DAC. See "Digital Audio Interface" for more information on the audio interface.

The WM8993 provides a Dynamic Range Control (DRC) feature, which can apply compression and gain adjustment in the digital domain to either the ADC or DAC signal path. This is effective in controlling signal levels under conditions where input amplitude is unknown or varies over a wide range.

The DACs can be configured as a mono mix of the two audio channels. Digital sidetone from the ADCs can also be selectively mixed into the DAC output path.

### **DIGITAL MIXING PATHS**

Figure 14 shows the digital mixing paths available in the WM8993 digital core.



**Figure 14 Digital Mixing Paths** 



The polarity of each ADC output signal can be changed under software control using the ADCL\_DATINV and ADCR\_DATINV register bits. The AIFADCL\_SRC and AIFADCR\_SRC register bits may be used to select which ADC is used for the left and right digital audio interface data. These register bits are described in Table 14.



**Table 14 ADC Routing and Control** 

The input data source for each DAC can be changed under software control using register bits AIFDACL\_SRC and AIFDACR\_SRC. The polarity of each DAC input may also be modified using register bits DACL\_DATINV and DACR\_DATINV. These register bits are described in Table 15.



**Table 15 DAC Routing and Control** 



#### **DAC INTERFACE VOLUME BOOST**

A digital gain function is available at the audio interface to boost the DAC volume when a small signal is received on DACDAT. This is controlled using register bits DAC\_BOOST[1:0]. To prevent clipping at the DAC input, this function should not be used when the boosted DAC data is expected to be greater than 0dBFS.



**Table 16 DAC Interface Volume Boost** 

### **DIGITAL SIDETONE**

A digital sidetone is available when ADCs and DACs are operating at the same sample rate. Digital data from either left or right ADC can be mixed with the audio interface data on the left and right DAC channels. Sidetone data is taken from the ADC high pass filter output, to reduce low frequency noise in the sidetone (e.g. wind noise or mechanical vibration).

When using the digital sidetone, it is recommended that the ADCs are enabled before un-muting the DACs to prevent pop noise. The DAC volumes and sidetone volumes should be set to an appropriate level to avoid clipping at the DAC input.





**Table 17 Digital Sidetone Control** 



# Production Data **WM8993**



**Table 18 Digital Sidetone Volume** 

# **DYNAMIC RANGE CONTROL (DRC)**

The dynamic range controller (DRC) is a circuit which can be enabled in the digital data path of either the ADCs or the DACs. The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system. The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC is enabled as shown in Table 19. It can be enabled in the ADC digital path or in the DAC digital path, under the control of the DRC\_DAC\_PATH register bit. Note that the DRC can only be active in one of these paths at any time.



**Table 19 DRC Enable** 

#### **COMPRESSION/LIMITING CAPABILITIES**

The DRC supports two different compression regions, specified by R0 and R1, separated by a "knee" at input amplitude T. For signals above the knee, the compression slope R0 applies; for signals below the knee, the compression slope R1 applies.

The overall DRC compression characteristic in "steady state" (i.e. where the input amplitude is nearconstant) is illustrated in Figure 15.





**Figure 15 DRC Compression Characteristic** 

The slope of R0 and R1 are determined by register fields DRC\_R0\_SLOPE\_COMP and DRC\_R1\_SLOPE\_COMP respectively. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

The "knee" in Figure 15 is represented by T and Y, which are determined by register fields DRC\_THRESH\_COMP and DRC\_AMP\_COMP respectively.

Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the other parameters, using the equation

 $Y0 = YT - (T * R0)$ 

The DRC Compression parameters are defined in Table 20.



# Production Data **WM8993**



**Table 20 DRC Compression Control** 

### **GAIN LIMITS**

The minimum and maximum gain applied by the DRC is set by register fields DRC\_MINGAIN and DRC\_MAXGAIN. These limits can be used to alter the DRC response from that illustrated in Figure 15. If the range between maximum and minimum gain is reduced, then the extent of the dynamic range control is reduced. The maximum gain prevents quiet signals (or silence) from being excessively amplified.





**Table 21 DRC Gain Limits** 

#### **DYNAMIC CHARACTERISTICS**

The dynamic behaviour determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRC ATTACK RATE determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC\_DECAY\_RATE determines how quickly the DRC gain increases when the signal amplitude is low.

These register fields are described in Table 22. For general purpose microphone use, the settings DRC\_ATTACK\_RATE = 0100 and DRC\_DECAY\_RATE = 0010 are suitable for many applications. Note that the default setting of DRC\_ATTACK\_RATE is Reserved and should not be used.



**Table 22 DRC Time Constants** 



#### **ANTI-CLIP CONTROL**

The DRC includes an Anti-Clip feature to avoid signal clipping when the input amplitude rises very quickly. This feature uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required. The Anti-Clip feature is enabled using the DRC\_ANTICLIP\_ENA bit.

Note that the feed-forward processing increases the latency in the input signal path. For low-latency applications (e.g. telephony), it may be desirable to reduce the delay, although this will also reduce the effectiveness of the anti-clip feature. The latency is determined by the DRC\_FF\_DELAY bit. If necessary, the latency can be minimised by disabling the anti-clip feature altogether.

The DRC Anti-Clip control bits are described in Table 23.



**Table 23 DRC Anti-Clip Control** 

Note that the Anti-Clip feature operates entirely in the digital domain. It cannot be used to prevent signal clipping in the analogue domain nor in the source signal. Analogue clipping can only be prevented by reducing the analogue signal gain or by adjusting the source signal.

### **QUICK RELEASE CONTROL**

The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constants of DRC\_DECAY\_RATE.

The Quick-Release feature is enabled by setting the DRC\_QR\_ENA bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC\_THRESH\_QR, then the normal decay rate (DRC\_DECAY\_RATE) is ignored and a faster decay rate (DRC\_RATE\_QR) is used instead.

The DRC Quick-Release control bits are described in Table 24.





**Table 24 DRC Quick-Release Control** 

# **GAIN SMOOTHING**

The DRC includes a gain smoothing filter in order to prevent gain ripples. A programmable level of hysteresis is also used to control the DRC gain. This improves the handling of very low frequency input signals whose period is close to the DRC attack/decay time. DRC Gain Smoothing is enabled by default and it is recommended to use the default register settings.

The extent of the gain smoothing filter may be adjusted or disabled using the control fields described in Table 25.



**Table 25 DRC Gain Smoothing** 



### **INITIALISATION**

When the DRC is initialised, the gain is set to the level determined by the DRC\_STARTUP\_GAIN register field. The default setting is 0dB, but values from -3dB to +6dB are available, as described in Table 26.



**Table 26 DRC Initialisation** 



# **RETUNETM MOBILE PARAMETRIC EQUALIZER (EQ)**

The ReTune™ Mobile Parametric EQ is a circuit which can be enabled in the DAC path. The function of the EQ is to adjust the frequency characteristic of the output in order to compensate for unwanted frequency characteristics in the loudspeaker (or other output transducer). It can also be used to tailor the response according to user preferences, for example to accentuate or attenuate specific frequency bands to emulate different sound profiles or environments e.g. concert hall, rock etc.

The EQ is enabled as shown in Table 27.



**Table 27 ReTuneTM Mobile Parametric EQ Enable** 

The EQ can be configured to operate in two modes - "Default" mode or "ReTune™ Mobile" mode.

### **DEFAULT MODE (5-BAND PARAMETRIC EQ)**

In default mode, the cut-off / centre frequencies are fixed as per Table 28. The filter bandwidths are also fixed in default mode. The gain of the individual bands (-12dB to +12dB) can be controlled as described in Table 29.

Note that the cut-off / centre frequencies noted in Table 28 are applicable to a DAC Sample Rate of 48kHz. When using other sample rates, these frequencies will be scaled in proportion to the selected sample rate.



**Table 28 EQ Band Cut-off / Centre Frequencies** 



**Table 29 EQ Band Gain Control** 



# Production Data **WM8993**



**Table 30 EQ Gain Control** 

# **RETUNETM MOBILE MODE**

ReTune™ Mobile mode provides a comprehensive facility for the user to define the cut-off/centre frequencies and filter bandwidth for each EQ band, in addition to the gain controls already described. This enables the EQ to be accurately customised for a specific transducer characteristic or desired sound profile.

The EQ enable and EQ gain controls are the same as defined for the default mode. The additional coefficients used in ReTune<sup>™</sup> Mobile mode are held in registers R104 to R121. These coefficients are derived using tools provided in Wolfson's WISCE™ evaluation board control software.

Please contact your local Wolfson representative for more details.

### **EQ FILTER CHARACTERISTICS**

The filter characteristics for each frequency band are shown in Figure 16 to Figure 20. These figures show the frequency response for all available gain settings, using default cut-off/centre frequencies and bandwidth.





Figure 16 EQ Band 1 - Low Freq Shelf Filter Response Figure 17 EQ Band 2 - Peak Filter Response



**Figure 18 EQ Band 3 – Peak Filter Response Figure 19 EQ Band 4 – Peak Filter Response** 



**Figure 20 EQ Band 5 – High Freq Shelf Filter Response** 







### **DIGITAL TO ANALOGUE CONVERTER (DAC)**

The WM8993 DACs receive digital input data from the DACDAT pin and via the digital sidetone path. The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters two multi-bit, sigma-delta DACs, which convert them to high quality analogue audio signals. The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low distortion.

The analogue outputs from the DACs can be mixed with analogue line/mic inputs using the line output mixers MIXOUTL / MIXOUTR and the speaker output mixers SPKMIXL / SPKMIXR.

The DACs are enabled by the DACL\_ENA and DACR\_ENA register bits.

Note that the CLK DSP clock must be enabled and present whenever the DACs are enabled. See "Clocking and Sample Rates" for details of this clock.



**Table 31 DAC Enable Control** 

### **DAC DIGITAL VOLUME CONTROL**

The output level of each DAC can be controlled digitally over a range from -71.625dB to 0dB in 0.375dB steps. The level of attenuation for an eight-bit code X is given by:

 $0.375 \times (X-192)$  dB for  $1 \le X \le 192$ ; MUTE for  $X = 0$  0dB for  $192 \le X \le 255$ 

The DAC\_VU bit controls the loading of digital volume control data. When DAC\_VU is set to 0, the DACL\_VOL or DACR\_VOL control data will be loaded into the respective control register, but will not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to DAC\_VU. This makes it possible to update the gain of both channels simultaneously.



**Table 32 DAC Digital Volume Control** 





**Table 33 DAC Digital Volume Range** 



#### **DAC SOFT MUTE AND SOFT UN-MUTE**

The WM8993 has a soft mute function which, when enabled, gradually attenuates the volume of the DAC output. When soft mute is disabled, the gain will either gradually ramp back up to the digital gain setting, or return instantly to the digital gain setting, depending on the DAC\_UNMUTE\_RAMP register bit.

The DAC is soft-muted by default (DAC\_MUTE = 1). To play back an audio signal, this function must first be disabled by setting DAC\_MUTE to 0.

Soft Mute Mode would typically be enabled (DAC\_UNMUTE\_RAMP = 1) when using DAC\_MUTE during playback of audio data so that when DAC MUTE is subsequently disabled, the sudden volume increase will not create pop noise by jumping immediately to the previous volume level (e.g. resuming playback after pausing during a track).

Soft Mute Mode would typically be disabled (DAC\_UNMUTE\_RAMP = 0) when un-muting at the start of a music file, in order that the first part of the track is not attenuated (e.g. when starting playback of a new track, or resuming playback after pausing between tracks).



**Figure 21 DAC Soft Mute Control** 



The volume ramp rate during soft mute and un-mute is controlled by the DAC MUTERATE bit. Ramp rates of fs/32 and fs/2 are selectable as shown in Table 34. The ramp rate determines the rate at which the volume will be increased or decreased. The actual ramp time depends on the extent of the difference between the muted and un-muted volume settings.



**Table 34 DAC Soft-Mute Control** 

# **DAC MONO MIX**

A DAC digital mono-mix mode can be enabled using the DAC\_MONO register bit. The mono mix is generated as the sum of the Left and Right channel DAC data. To prevent clipping, a -6dB attenuation is automatically applied to the mono mix.

The mono mix is only supported when one or other DAC is disabled. If DACL\_ENA and DACR\_ENA are both set, then stereo operation applies.



**Table 35 DAC Mono Mix** 



#### **DAC DE-EMPHASIS**

Digital de-emphasis can be applied to the DAC playback data; this is appropriate when the data source is a CD where pre-emphasis is used in the recording. De-emphasis filtering is available for sample rates of 48kHz, 44.1kHz and 32kHz. See "Digital Filter Characteristics" section for details of de-emphasis filter characteristics.



**Table 36 DAC De-Emphasis Control** 

### **DAC SLOPING STOPBAND FILTER**

Two DAC filter types are available, selected by the register bit DAC\_SB\_FILT. When operating at lower sample rates (e.g. during voice communication) it is recommended that the sloping stopband filter type is selected (DAC\_SB\_FILT=1) to reduce out-of-band noise which can be audible at low DAC sample rates. See "Digital Filter Characteristics" section for details of DAC filter characteristics.

The DAC filter type is determined automatically by the WM8993 in Automatic Clocking Configuration mode. The DAC\_SB\_FILT register bit is only effective in Manual Clocking Configuration mode. See "Clocking and Sample Rates" for details of the Clocking Configuration mode selection.



**Table 37 DAC Sloping Stopband Filter** 



# **OUTPUT SIGNAL PATH**

The WM8993 output routing and mixers provide a high degree of flexibility, allowing operation of many simultaneous signal paths through the device to a variety of analogue outputs. The outputs include a ground referenced headphone driver, two switchable class D/AB loudspeaker drivers, an ear speaker driver and four highly flexible line drivers. See "Analogue Outputs" for further details of these outputs.

The WM8993 output signal paths and control registers are illustrated in Figure 22.



**Figure 22 Control Registers for Output Signal Path**



### **OUTPUT SIGNAL PATHS ENABLE**

The output mixers and drivers can be independently enabled and disabled as described in Table 38.

Note that the headphone outputs HPOUT1L and HPOUT1R have dedicated output PGAs and volume controls. As a result, a low power consumption DAC playback path can be supported without needing to enable the output mixers MIXOUTL / MIXOUTR or the mixer output PGAs MIXOUTLVOL / MIXOUTRVOL.







**Table 38 Output Signal Paths Enable** 

# **HEADPHONE SIGNAL PATHS ENABLE**

The HPOUT1L and HPOUT1R output paths can be actively discharged to AGND through internal resistors if desired. This is desirable at start-up in order to achieve a known output stage condition prior to enabling the VMID reference voltage. This is also desirable in shutdown to prevent the external connections from being affected by the internal circuits. The HPOUT1L and HPOUT1R outputs are shorted to AGND by default; the short circuit is removed on each of these paths by setting the applicable fields HPOUT1L\_RMV\_SHORT or HPOUT1R\_RMV\_SHORT.

The ground-referenced Headphone output drivers are designed to suppress pops and clicks when enabled or disabled. However, it is necessary to control the drivers in accordance with a defined sequence in start-up and shut-down to achieve the pop suppression. It is also necessary to schedule the DC Servo offset correction at the appropriate point in the sequence (see "DC Servo"). Table 39 and Table 40 describe the recommended sequences for enabling and disabling these output drivers.



Production Data **WM8993**



**Table 39 Headphone Output Enable Sequence** 



**Table 40 Headphone Output Disable Sequence** 

The sequences described above in Table 39 and Table 40 are implemented automatically by the WM8993 when the HPOUT1\_AUTO\_PU bit is set, which is the default condition. In this mode, the enable sequence is triggered by setting the HPOUT1L\_ENA and HPOUT1R\_ENA bits in register R1. Note that the Charge Pump is also enabled automatically in this mode.

The register bits relating to pop suppression control are defined in Table 41.







**Table 41 Pop Suppression Control** 



### **OUTPUT MIXER CONTROL**

The Output Mixer path select and volume controls are described in Table 42 for the Left Channel (MIXOUTL) and Table 43 for the Right Channel (MIXOUTR). The gain of each of input path may be controlled independently in the range described in Table 44. The DAC input levels may also be controlled by the DAC digital volume control - see "Digital to Analogue Converter (DAC)" for further details.







**Table 42 Left Output Mixer (MIXOUTL) Control** 




# Production Data **WM8993**



**Table 43 Right Output Mixer (MIXOUTR) Control** 



**Table 44 MIXOUTL and MIXOUTR Volume Range** 



### **SPEAKER MIXER CONTROL**

The Speaker Mixer path select and volume controls are described in Table 45 for the Left Channel (SPKMIXL) and Table 46 for the Right Channel (SPKMIXR).

Care should be taken when enabling more than one path to a speaker mixer in order to avoid clipping. The gain of each input path is adjustable using a selectable -3dB control in each path to facilitate this. Each Speaker Mixer output is also controlled by an additional independent volume control. The DAC input levels may also be controlled by the DAC digital volume control - see "Digital to Analogue Converter (DAC)" for further details.



**Table 45 Left Speaker Mixer (SPKMIXL) Control** 



# Production Data **WM8993**



**Table 46 Right Speaker Mixer (SPKMIXR) Control** 

W PD, November 2010, Rev 4.0

#### **OUTPUT SIGNAL PATH VOLUME CONTROL**

There are six output PGAs - MIXOUTLVOL, MIXOUTRVOL, HPOUT1LVOL, HPOUT1RVOL, SPKLVOL and SPKRVOL. Each can be independently controlled, with MIXOUTLVOL and MIXOUTRVOL providing volume control to both the earpiece and line drivers, HPOUT1LVOL and HPOUT1RVOL to the headphone driver, and SPKLVOL and SPKRVOL to the speaker drivers.

The volume control of each of these output PGAs can be adjusted over a wide range of values. To minimise pop noise, it is recommended that only the MIXOUTLVOL, MIXOUTRVOL, HPOUT1LVOL, HPOUT1RVOL, SPKLVOL and SPKRVOL are modified while the output signal path is active. Other gain controls are provided in the signal paths to provide scaling of signals from different sources, and to prevent clipping when multiple signals are mixed. However, to prevent pop noise, it is recommended that those other gain controls should not be modified while the signal path is active.

To prevent "zipper noise", a zero-cross function is provided on the output PGAs. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. In the case of a long period without zero-crossings, a timeout function is provided. When the zero-cross function is enabled, the volume will update after the timeout period if no earlier zero-cross has occurred. The timeout clock is enabled using TOCLK ENA; the timeout period is set by TOCLK RATE. See "Clocking and Sample Rates" for more information on these fields.

The mixer output PGA controls are shown in Table 47. The MIXOUT\_VU bits control the loading of the output mixer PGA volume data. When MIXOUT\_VU is set to 0, the volume control data will be loaded into the respective control register, but will not actually change the gain setting. The output mixer PGA volume settings are both updated when a 1 is written to either MIXOUT\_VU bit. This makes it possible to update the gain of both output paths simultaneously.



**Table 47 Mixer Output PGA (MIXOUTLVOL, MIXOUTRVOL) Control** 



The headphone output PGA is configurable between two input sources. The default input to each headphone output PGA is the respective output mixer (MIXOUTL or MIXOUTR). A direct path from the DACL or DACR can be selected using the DACL\_TO\_HPOUT1L and DACR\_TO\_HPOUT1R register bits. When these bits are selected, a DAC to Headphone playback path is possible without using the output mixers; this offers reduced power consumption by allowing the output mixers to be disabled in this typical usage case.

The headphone output PGA controls are shown in Table 48. The HPOUT1 VU bits control the loading of the headphone PGA volume data. When HPOUT1\_VU is set to 0, the volume control data will be loaded into the respective control register, but will not actually change the gain setting. The headphone PGA volume settings are both updated when a 1 is written to either HPOUT1\_VU bit. This makes it possible to update the gain of both output paths simultaneously.



**Table 48 Headphone Output PGA (HPOUT1LVOL, HPOUT1RVOL) Control** 



The speaker output PGA controls are shown in Table 49.The SPKOUT\_VU bits control the loading of the speaker PGA volume data. When SPKOUT\_VU is set to 0, the volume control data will be loaded into the respective control register, but will not actually change the gain setting. The speaker PGA volume settings are both updated when a 1 is written to either SPKOUT\_VU bit. This makes it possible to update the gain of both output paths simultaneously.



**Table 49 Speaker Output PGA (SPKLVOL, SPKRVOL) Control** 



# Production Data **WM8993**



**Table 50 Output PGA Volume Range** 



#### **SPEAKER BOOST MIXER**

Each class D/AB speaker driver has its own boost mixer which performs a dual role. It allows the output from the left speaker mixer (via SPKLVOL), right speaker mixer (via SPKRVOL), or the 'Direct Voice' path to be routed to either speaker driver. (The 'Direct Voice' path is the differential input, VRXN/VRXP, routed directly to the output drivers, providing a low power differential path from baseband voice to loudspeakers.) The speaker boost mixers are controlled using the registers defined in Table 51 below.

The second function of the speaker boost mixers is that they provide an additional AC gain (boost) function to shift signal levels between the AVDD1 and SPKVDD voltage domains for maximum output power. The AC gain (boost) function is described in the "Analogue Outputs" section.



**Table 51 Speaker Boost Mixer (SPKOUTLBOOST, SPKOUTRBOOST) Control** 



#### **EARPIECE DRIVER MIXER**

The earpiece driver has a dedicated mixer, HPOUT2MIX, which is controlled using the registers defined in Table 52. The earpiece driver is configurable to select output from the left output mixer (via MIXOUTLVOL), the right output mixer (via MIXOUTRVOL), or the 'Direct Voice' path. (The 'Direct Voice' path is the differential input, VRXN/VRXP, routed directly to the output drivers, providing a low power differential path from baseband voice to earpiece.)

Care should be taken to avoid clipping when enabling more than one path to the earpiece driver. The HPOUT2VOL volume control can be used to avoid clipping when more than one full scale signal is input to the mixer.



**Table 52 Earpiece Driver Mixer (HPOUT2MIX) Control**

#### **LINE OUTPUT MIXERS**

The WM8993 provides two pairs of line outputs, both with highly configurable output mixers. The outputs LINEOUT1N and LINEOUT1P can be configured as two single-ended outputs or as a differential output. In the same manner, LINEOUT2N and LINEOUT2P can be configured either as two single-ended outputs or as a differential output. The respective line output mixers can be configured in single-ended mode or differential mode; each mode supports multiple signal path configurations.

LINEOUT1 single-ended mode is selected by setting LINEOUT1\_MODE = 1. In single-ended mode, any of three possible signal paths may be enabled:

- MIXOUTL (left output mixer) to LINEOUT1P
- MIXOUTR (right output mixer) to LINEOUT1N
- MIXOUTL (left output mixer) to LINEOUT1N

LINEOUT1 differential mode is selected by setting LINEOUT1\_MODE = 0. In differential mode, any of three possible signal paths may be enabled:

- MIXOUTL (left output mixer) to LINEOUT1N and LINEOUT1P
- IN1L (input PGA) to LINEOUT1N and LINEOUT1P
- IN1R (input PGA) to LINEOUT1N and LINEOUT1P



The LINEOUT1 output mixers are controlled as described in Table 53. Care should be taken to avoid clipping when enabling more than one path to the line output mixers. The LINEOUT1\_VOL control can be used to provide -6dB attenuation when more than one full scale signal is applied.





**Table 53 LINEOUT1N and LINEOUT1P Control** 



LINEOUT2 single-ended mode is selected by setting LINEOUT2\_MODE = 1. In single-ended mode, any of three possible signal paths may be enabled:

- MIXOUTR (right output mixer) to LINEOUT2P
- MIXOUTL (left output mixer) to LINEOUT2N
- MIXOUTR (right output mixer) to LINEOUT2N

LINEOUT2 differential mode is selected by setting LINEOUT2\_MODE = 0. In differential mode, any of three possible signal paths may be enabled:

- MIXOUTR (right output mixer) to LINEOUT2N and LINEOUT2P
- **IN1L (input PGA) to LINEOUT2P and LINEOUT2P**
- IN1R (input PGA) to LINEOUT2N and LINEOUT2P

The LINEOUT2 output mixers are controlled as described in Table 54. Care should be taken to avoid clipping when enabling more than one path to the line output mixers. The LINEOUT2\_VOL control can be used to provide -6dB attenuation when more than one full scale signal is applied.

When using the LINEOUT2 mixers in single-ended mode, a buffered VMID must be enabled. This is achieved by setting LINEOUT\_VMID\_BUF\_ENA, as described in the "Analogue Outputs" section.



**WM8993** Production Data



**Table 54 LINEOUT2N and LINEOUT2P Control** 



#### **CHARGE PUMP**

The WM8993 incorporates a dual-mode Charge Pump which generates the supply rails for the headphone output drivers, HPOUT1L and HPOUT1R.

The Charge Pump has a single supply input, CPVDD, and generates split rails CPVOUTP and CPVOUTN according to the selected mode of operation.

The Charge Pump connections are illustrated in Figure 23 (see "Electrical Characteristics" for external component values). An input decoupling capacitor may also be required at CPVDD, depending upon the system configuration.





The Charge Pump is enabled by setting the CP\_ENA bit. When enabled, the charge pump adjusts the output voltages (CPVOUTP and CPVOUTN) as well as the switching frequency in order to optimise the power consumption according to the operating conditions. This can take two forms, which are selected using the CP\_DYN\_PWR register bit.

- Register control (CP\_DYN\_PWR = 0)
- Dynamic control (CP\_DYN\_PWR = 1)

Under Register control, the HPOUT1L VOL and HPOUT1R VOL register settings are used to control the charge pump mode of operation.

Under Dynamic control, the audio signal level in the DAC is used to control the charge pump mode of operation. This is the Wolfson 'Class W' mode, which allows the power consumption to be optimised in real time, but can only be used if the DAC is the only signal source. This mode should not be used if any of the bypass paths are used to feed analogue inputs into the output signal path.

Under the recommended usage conditions of the WM8993, the Charge Pump will be enabled by running the default headphone Start-Up sequence as described in the "Control Write Sequencer" section. (Similarly, it will be disabled by running the Shut-Down sequence.) In these cases, the user does not need to write to the CP\_ENA bit. The Charge Pump operating mode defaults to Register control; Dynamic control may be selected by setting the CP\_DYN\_PWR register bit, if appropriate.

Note that the charge pump clock is derived from internal clock CLK\_SYS; either MCLK or the FLL output selectable using the SYSCLK\_SRC bit. Under normal circumstances an external clock signal must be present for the charge pump to function. However, the FLL has a free-running mode that does not require an external clock but will generate an internal clock suitable for running the charge pump. The clock division from CLK\_SYS is handled transparently by the WM8993 without user intervention, as long as CLKSYS and sample rates are set correctly. Refer to the "Clocking and Sample Rates" section for more detail on the FLL and clocking configuration.

The Charge Pump control fields are described in Table 55.



### **WM8993** Production Data



**Table 55 Charge Pump Control** 

If the headphone output drivers (HPOUT1L and HPOUT1R) are not used, then the Charge Pump and the associated external components are not required. The Charge Pump and Headphone drivers should not be enabled in this case (CP\_ENA=0, HPOUT1L\_ENA=0, HPOUT1R\_ENA=0).

If the Charge Pump is not used, and the associated external components are omitted, then the CPCA and CPCB pins can be left floating; the CPVOUTP and CPVOUTN pins should be grounded as illustrated in Figure 24.

Note that, when the Charge Pump is disabled, it is still recommended that the CPVDD pin is kept within its recommended operating conditions (1.71V to 2.0V).



#### **Figure 24 External Configuration when Charge Pump not used**

### **DC SERVO**

The WM8993 provides a DC servo circuit on the headphone outputs HPOUT1L and HPOUT1R in order to remove DC offset from these ground-referenced outputs. When enabled, the DC servo ensures that the DC level of these outputs remains within 1mV of ground. Removal of the DC offset is important because any deviation from GND at the output pin will cause current to flow through the load under quiescent conditions, resulting in increased power consumption. Additionally, the presence of DC offsets can result in audible pops and clicks at power up and power down.

The recommended usage of the DC Servo is initialised by running the default Start-Up sequence as described in the "Control Write Sequencer" section. The default Start-Up sequence executes a series of DC offset corrections, after which the measured offset correction is maintained on the headphone output channels. If a different usage is required, eg. if a periodic DC offset correction is required, then the default Start-Up sequence may be modified according to specific requirements. The relevant control fields are described in the following paragraphs and are defined in Table 56.



#### **DC SERVO ENABLE AND START-UP**

The DC Servo circuit is enabled on HPOUT1L and HPOUT1R by setting DCS\_ENA\_CHAN\_0 and DCS\_ENA\_CHAN\_1 respectively. When the DC Servo is enabled, the DC offset correction can be commanded in a number of different ways, including single-shot and periodically recurring events.

Writing a logic 1 to DCS\_TRIG\_STARTUP\_*n* initiates a series of DC offset measurements and applies the necessary correction to the associated output; ('n' = 0 for Left channel, 1 for Right channel). On completion, the headphone output will be within 1mV of AGND. This is the DC Servo mode selected by the default Start-Up sequence. Completion of the DC offset correction triggered in this way is indicated by the DCS\_STARTUP\_COMPLETE field, as described in Table 56. Typically, this operation takes 86ms per channel.

For correct operation of the DC Servo Start-Up mode, it is important that there is no active audio signal present on the signal path while the mode is running. The DC Servo Start-Up mode should be scheduled at the correct position within the Headphone Output Enable sequence, as described in the "Output Signal Path" section. All other stages of the analogue signal path should be fully enabled prior to commanding the Start-Up mode; the DAC Digital Mute function should be used, where appropriate, to ensure there is no active audio signal present during the DC Servo measurements.

Writing a logic 1 to DCS\_TRIG\_DAC\_WR\_n causes the DC offset correction to be set to the value contained in the DCS\_DAC\_WR\_VAL\_*n* fields in Register R87. This mode is useful if the required offset correction has already been determined and stored; it is faster than the DCS\_TRIG\_STARTUP\_n mode, but relies on the accuracy of the stored settings. Completion of the DC offset correction triggered in this way is indicated by the DCS\_DAC\_WR\_COMPLETE field, as described in Table 56. Typically, this operation takes 2ms per channel.

For pop-free operation of the DC Servo DAC Write mode, it is important that the mode is scheduled at the correct position within the Headphone Output Enable sequence, as described in the "Output Signal Path" section.

When using either of the DC Servo options above, the status of the DC offset correction process is indicated by the DCS\_CAL\_COMPLETE field; this is the logical OR of the DCS\_STARTUP\_COMPLETE and DCS\_DAC\_WR\_COMPLETE fields.

The DC Servo control fields associated with start-up operation are described in Table 56. It is important to note that, to minimise audible pops/clicks, the Start-Up and DAC Write modes of DC Servo operation should be commanded as part of a control sequence which includes muting and shorting of the headphone outputs; a suitable sequence is defined in the default Start-Up sequence.





**WM8993** Production Data



**Table 56 DC Servo Enable and Start-Up Modes** 

#### **DC SERVO ACTIVE MODES**

The DC Servo modes described above are suitable for initialising the DC offset correction circuit on the Headphone outputs as part of a controlled start-up sequence which is executed before the signal path is fully enabled. Additional modes are available for use whilst the signal path is active; these modes may be of benefit following a large change in signal gain, which can lead to a change in DC offset level. Periodic updates may also be desirable to remove slow drifts in DC offset caused by changes in parameters such as device temperature.

The DC Servo circuit is enabled on HPOUT1L and HPOUT1R by setting DCS\_ENA\_CHAN\_0 and DCS\_ENA\_CHAN\_1 respectively, as described earlier in Table 56.

Writing a logic 1 to DCS\_TRIG\_SINGLE\_*n* initiates a single DC offset measurement and adjustment to the associated output; ('n' = 0 for Left channel, 1 for Right channel). This will adjust the DC offset correction on the selected channel by no more than 1LSB (0.25mV).

Setting DCS\_TIMER\_PERIOD\_01 to a non-zero value will cause a single DC offset measurement and adjustment to be scheduled on a periodic basis. Periodic rates ranging from every 0.52s to in excess of 2hours can be selected.



Writing a logic 1 to DCS\_TRIG\_SERIES\_*n* initiates a series of DC offset measurements and applies the necessary correction to the associated output. The number of DC Servo operations performed is determined by DCS\_SERIES\_NO\_01. A maximum of 128 operations may be selected, though a much lower value will be sufficient in most applications.

The DC Servo control fields associated with active modes (suitable for use on a signal path that is in active use) are described in Table 57.



## **WM8993** Production Data



**Table 57 DC Servo Active Modes** 

#### **DC SERVO READBACK**

The current DC offset value for each Headphone output channel can be read from Registers R89 and R90, as described in Table 58. Note that these values may form the basis of settings that are subsequently used by the DC Servo in DAC Write mode.



**Table 58 DC Servo Readback** 



### **ANALOGUE OUTPUTS**

The speaker, headphone, earpiece and line outputs are highly configurable and may be used in many different ways.

#### **SPEAKER OUTPUT CONFIGURATIONS**

The speaker outputs SPKOUTL and SPKOUTR can be driven by either of the speaker mixers, SPKMIXL or SPKMIXR, or by the low power, differential Direct Voice path from IN2LP/VRXN and IN2RP/VRXP. Fine volume control is available on the speaker mixer paths using the SPKLVOL and SPKRVOL PGAs. A boost function is available on both the speaker mixer paths and the Direct Voice path. For information on the speaker mixing options, refer to the "Output Signal Path" section.

The speaker outputs SPKOUTL and SPKOUTR operate in a BTL configuration in Class AB or Class D amplifier modes. The default mode is class D but class AB mode can be selected by setting the SPKOUT\_CLASSAB\_MODE register bit, as defined in Table 60.

The speaker outputs may be configured in two ways:

- 1. Stereo Mode supports up to 1W into stereo  $8\Omega$  BTL loads
- 2. Mono Mode supports up to 2W into a single  $4\Omega$  BTL load

Mono mode is selected by applying a logic high input to the SPKMONO pin (E3). For Stereo mode this pin should be connected to GND. Note that SPKMONO is referenced to DBVDD.



**Table 59 SPKMONO Pin Function** 

For mono operation, the P channels, SPKOUTLP and SPKOUTRP should be connected together on the PCB, and similarly with the N channels, SPKOUTLN and SPKOUTRN. Refer to External Components Diagram in the 'Applications Information' for more details. In this configuration both left and right speaker drivers should be enabled (SPKOUTL\_ENA=1 and SPKOUTR\_ENA=1), but path selection and volume controls are available on left channel only (SPKMIXL, SPKLVOL and SPKOUTLBOOST).

Note that for applications with a mono 8Ω speaker it is possible to improve THD performance at higher power levels by configuring the output in mono mode instead of running either the left of right channel in stereo mode.

The connections for stereo and mono speaker configurations are shown in Figure 25.



**Figure 25 Mono and Stereo Speaker Output Configuration** 



Eight levels of AC signal boost are provided in order to deliver maximum output power for many commonly-used SPKVDD/AVDD1 combinations. These boost options are available in both Class AB and Class D modes. The AC boost levels from 0dB to +12dB are selected using register bits SPKOUTL\_BOOST and SPKOUTR\_BOOST. To prevent pop noise, SPKOUTL\_BOOST and SPKOUTR BOOST should not be modified while the speaker outputs are enabled. Figure 26 illustrates the speaker outputs and the mixing and gain/boost options available.

Ultra-low leakage and high PSRR allow the speaker supply SPKVDD to be directly connected to a lithium battery. Note that an appropriate SPKVDD supply voltage must be provided to prevent waveform clipping when speaker boost is used.

DC gain is applied automatically in both class AB and class D modes with a shift from VMID to SPKVDD/2. This provides optimum signal swing for maximum output power. In class AB mode, an ultra-high PSRR mode is available, in which the DC reference for the speaker driver is fixed at VMID. This mode is selected by enabling the SPKAB\_REF\_SEL bit (see Table 60). In this mode, the output power is limited but the driver will still be capable of driving more than 500mW in 8Ω while maintaining excellent suppression of noise on SPKVDD (for example, TDMA noise in a GSM phone application).



**Figure 26 Speaker Output Configuration and AC Boost Operation** 





### Production Data **WM8993**



**Table 60 Speaker Mode and Boost Control** 

Clocking of the Class D output driver is derived from CLK\_SYS. The clocking frequency division is configured automatically, according to the CLK\_SYS\_RATE and SAMPLE\_RATE registers. (See "Clocking and Sample Rates" for further details of the system clocks and control registers.)

The Class D switching clock is enabled whenever SPKOUTL\_ENA or SPKOUTR\_ENA is set, provided also that SPKOUT\_CLASSAB\_MODE = 0. The frequency is as described in Table 61.

Note that the CLK SYS must be present and enabled when using the speaker outputs in Class D mode.



**Table 61 Class D Switching Frequency (kHz)** 



#### **HEADPHONE OUTPUT CONFIGURATIONS**

The headphone outputs HPOUT1L andHPOUT1R are driven by the headphone output PGAs HPOUT1LVOL and HPOUT1RVOL. Each PGA has its own dedicated volume control, as described in the "Output Signal Path" section. The input to these PGAs can be either the output mixers MIXOUTL and MIXOUTR or the direct DAC outputs DACL and DACR.

The headphone output driver is capable of driving up to 25mW into a 16 $\Omega$  or 32 $\Omega$  load such as a stereo headset or headphones. The outputs are ground-referenced, eliminating any requirement for AC coupling capacitors. This is achieved by having separate positive and negative supply rails powered by an on-chip charge pump. A DC Servo circuit removes any DC offset from the headphone outputs, suppressing 'pop' noise and minimising power consumption. The Charge Pump and DC Servo are described separately (see "Charge Pump" and "DC Servo" respectively).

It is recommended to connect a zobel network to the headphone output pins HPOUT1L and HPOUT1R for best audio performance in all applications. The components of the zobel network have the effect of dampening high frequency oscillations or instabilities that can arise outside the audio band under certain conditions. Possible sources of these instabilities include the inductive load of a headphone coil or an active load in the form of an external line amplifier. The capacitance of lengthy cables or PCB tracks can also lead to amplifier instability. The zobel network should comprise of a 20Ω resistor and 100nF capacitor in series with each other, as illustrated in Figure 27.

If any ground-referenced headphone output is not used, then the zobel network components can be omitted from the corresponding output pin, and the pin can be left floating. The respective headphone driver(s) should not be enabled in this case.





The headphone output incorporates a common mode, or ground loop, feedback path which provides rejection of system-related ground noise. The return path is via HPOUT1FB. This pin must be connected to ground for normal operation of the headphone output. No register configuration is required.

Note that the HPOUT1FB pin should be connected to GND close to the headphone jack, as illustrated in Figure 27.



#### **EARPIECE DRIVER OUTPUT CONFIGURATIONS**

The earpiece driver outputs HPOUT2P and HPOUT2N are driven by the HPOUT2MIX output mixer, which can take inputs from the mixer output PGAs MIXOUTLVOL and MIXOUTRVOL, or from the low power, differential Direct Voice path IN2LP/VRXN and IN2RP/VRXP. Fine volume control is available on the output mixer paths using MIXOUTLVOL and MIXOUTRVOL. A selectable -6dB attenuation is available on the HPOUT2MIX output, as described in Table 52 (refer to the "Output Signal Path" section).

The earpiece outputs are designed to operate in a BTL configuration, driving 50mW into a typical 16Ω ear speaker.

For suppression of pop noise there are two separate enables for the earpiece driver; HPOUT2\_ENA enables the output stage and HPOUT2 IN ENA enables the mixer and input stage. HPOUT2 IN ENA should be enabled a minimum of 50us before HPOUT2\_ENA – see "Control Write Sequencer" section for an example power sequence.

#### **LINE OUTPUT CONFIGURATIONS**

The four line outputs LINEOUT1P, LINEOUT1N, LINEOUT2P and LINEOUT2N provide a highly flexible combination of differential and single-ended configurations, each driven by a dedicated output mixer. There is a selectable -6dB gain option in each mixer to avoid clipping when mixing more than one signal into a line output. Additional volume control is available at other locations within each of the supported signal paths. For more information about the line output mixing options, refer to the "Output Signal Path" section.

Typical applications for the line outputs (single-ended or differential) are:

- Handset or headset microphone output to external voice CODEC
- Stereo line output
- Output to external speaker driver(s) to support additional loudspeakers (e.g. stereo 2W with external driver plus on-chip mono 2W output)

When single-ended mode is selected for either LINEOUT1 or LINEOUT2, a buffered VMID must be enabled as a reference for the outputs. This is enabled by setting the LINEOUT\_VMID\_BUF\_ENA bit as defined in Table 62.



**Table 62 LINEOUT VMID Buffer for Single-Ended Operation** 

Some example line output configurations are listed and illustrated below.

- Differential line output from Mic/Line input on IN1L PGA
- Differential line output from Mic/Line input on IN1R PGA
- Stereo differential line output from output mixers MIXOUTL and MIXOUTR
- Stereo single-ended line output from output mixer to either LINEOUT1 or LINEOUT2
- Mono single-ended line output from output mixer



## **WM8993** Production Data



LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=0 LINEOUT2\_MODE=0 IN1L\_TO\_LINEOUT1P=1 IN1R\_TO\_LINEOUT2P=1



LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=0 LINEOUT2\_MODE=0 IN1R\_TO\_LINEOUT1P=1 IN1L\_TO\_LINEOUT2P=1

### **Figure 28 Differential Line Out from input PGA IN1L (to LINEOUT1) and IN1R (to LINEOUT2)**



LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=0 LINEOUT2\_MODE=0 MIXOUTL\_TO\_LINEOUT1P=1 MIXOUTR\_TO\_LINEOUT2P=1

**Figure 30 Stereo Differential Line Out from MIXOUTL and MIXOUTR** 

### **Figure 29 Differential Line Out from input PGA IN1R (to LINEOUT1) and IN1L (to LINEOUT2)**



LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=1 MIXOUTL\_TO\_LINEOUT1P=1 MIXOUTR\_TO\_LINEOUT1N=1 LINEOUT\_VMID\_BUF\_ENA=1

**Figure 31 Stereo Single-Ended Line Out from MIXOUTL and MIXOUTR to LINEOUT1** 





LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=1 MIXOUTL\_TO\_LINEOUT2N=1 MIXOUTR\_TO\_LINEOUT2P=1 LINEOUT\_VMID\_BUF\_ENA=1



LINEOUT1N\_MUTE=0, LINEOUT1P\_MUTE=0 LINEOUT2N\_MUTE=0, LINEOUT2P\_MUTE=0 LINEOUT1\_MODE=1 LINEOUT2\_MODE=1 MIXOUTL\_TO\_LINEOUT1N=1 and/or MIXOUTL\_TO\_LINEOUT1P=1 MIXOUTR\_TO\_LINEOUT2N=1 and/or MIXOUTR\_TO\_LINEOUT2P=1 LINEOUT\_VMID\_BUF\_ENA=1

#### **Figure 32 Stereo Single-Ended Line Out from MIXOUTL and MIXOUTR to LINEOUT2 Figure 33 Mono Line Out to LINEOUT1N, LINEOUT1P, LINEOUT2N, LINEOUT2P**

The line outputs incorporate a common mode, or ground loop, feedback path which provides rejection of system-related ground noise. The return path, via LINEOUTFB, is enabled separately for LINEOUT1 and LINEOUT2 using the LINEOUT1\_FB and LINEOUT2\_FB bits as defined in Table 63.

Ground loop feedback is a benefit to single-ended line outputs only; it is not applicable to differential outputs, which already inherently offer common mode noise rejection.



**Table 63 Line Output Ground Loop Feedback Enable** 



### **GENERAL PURPOSE INPUT/OUTPUT**

The WM8993 provides a number of GPIO functions to enable interfacing and detection of external hardware and to provide logic outputs to other devices. The input functions can be polled directly or can be used to generate an Interrupt (IRQ) event. The GPIO and Interrupt circuits support the following functions:

- **Button detect (digital input)**
- Accessory detection (MICBIAS current detection)
- Clock output (CLK\_SYS divided by OPCLK\_DIV)
- FLL Lock status output
- Temperature sensor output
- Control Write Sequencer status
- Logic '1' and logic '0' output
- Interrupt event (IRQ) output

#### **GPIO1 CONTROL**

The function of the GPIO1 pin can be selected using the GPIO1\_SEL field. The available functions are described individually in the subsequent sections. Internal pull-up and pull-down resistors can be enabled for interfacing with external signal sources or push-buttons.

GPIO1 may be configured as an input. In this configuration, the GPIO1 is an input to the Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bit is latched once set and can be polled at any time or used to generate Interrupt events. See "Interrupts" for more details of the Interrupt event handling.

The interrupt bit is latched once set; it is reset by writing a logic '1' to the GPIO1\_EINT register bit. De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required.





### Production Data **WM8993**



**Table 64 GPIO1 Configuration and Interrupt Control** 

### **BUTTON DETECT**

The analogue input pins IN2LN and IN2RN support alternate functions as general purpose digital inputs GPI7 and GPI8 respectively. These digital signals are inputs to the Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bits are latched once set and can be polled at any time or used as inputs to the IRQ output. See "Interrupts" for more details of the Interrupt event handling.

Note that button detect functionality can also be implemented on the GPIO1 pin, as described earlier.

The interrupt bits are latched once set; they are reset by writing a logic '1' to the \_EINT register bits in Register R18 (12h). De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required.





**WM8993** Production Data



**Table 65 Button Detect Interrupt Control** 

#### **ACCESSORY DETECTION**

Current detection is provided on each of the microphone bias sources MICBIAS1 and MICBIAS2. These can be configured to detect when an external accessory (such as a microphone) has been connected. The output voltage of each of the microphone bias sources is selectable. Two current detection threshold levels can be set; these thresholds are applicable to both microphone bias sources.

The logic signals from the current detect circuits may be output directly on the GPIO1 pin, and may also be used to generate Interrupt events. See "GPIO1 Control" for details of outputting the accessory detection flags on the GPIO1 pin.

The accessory detection circuits are inputs to the Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bits are latched once set and can be polled at any time or used as inputs to the IRQ output. See "Interrupts" for more details of the Interrupt event handling.

The interrupt bits are latched once set; they are reset by writing a logic '1' to the \_EINT register bits in Register R18 (12h). De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required.





# Production Data **WM8993**





**WM8993** Production Data



**Table 66 MICBIAS Enable and Interrupt Control** 

The MICBIAS current detect function is enabled by setting the JD\_ENA register bit. When this function is enabled, two current thresholds can be defined, using the JD\_THR and JD\_SC\_THR registers. When a change in MICBIAS current which crosses either threshold is detected, then an interrupt event can be generated. In a typical application, accessory insertion would be detected when the MICBIAS current exceeds JD\_THR, and microphone hookswitch operation would be detected when the MICBIAS current exceeds JD\_SCTHR.

The current detect threshold functions are both inputs to the Interrupt control circuit and can be used to trigger an Interrupt event when either threshold is crossed. Both events can also be indicated as an output on a GPIO pin - see "GPIO1 Control".

When GPIO1\_SEL = 1000, 1001, 1010 or 1011, the selected Jack Detect status indication is output on the GPIO1 pin. A logic 1 indicates that the associated Jack Detect is asserted. Note that the polarity is not programmable for GPIO output; the GPIO1\_POL field and the polarity select bits in Table 66 affect the Interrupt behaviour only.

In a typical application, microphone insertion would be detected when the MICBIAS current exceeds the Current Detect threshold set by JD\_THR.

When the JDn\_POL interrupt polarity bit is set to 0, then microphone insertion detection will cause the JDn EINT interrupt status register to be set. ('n' = 1 for MICBIAS1, 2 for MICBIAS2.)

For detection of microphone removal, the JDn\_POL bit should be set to 1. When the JDn\_POL interrupt polarity bit is set to 1, then microphone removal detection will cause the JDn\_EINT interrupt status register to be set.

Microphone hook switch operation is detected when the MICBIAS current exceeds the Short Circuit Detect threshold set by JD\_SCTHR.

When the JDn SC POL interrupt polarity bit is set to 0, then hook switch operation will cause the JDn SC\_EINT interrupt status register to be set.

For detection of microphone removal, the JDn\_SC\_POL bit should be set to 1. When the JDn\_SC\_POL interrupt polarity bit is set to 1, then hook switch release will cause the JDn\_SC\_EINT interrupt status register to be set.

#### **CLOCK OUTPUT**

A clock output (OPCLK) derived from CLK\_SYS may be output on the GPIO1 pin. This clock is enabled by register bit OPCLK\_ENA, and its frequency is controlled by OPCLK\_DIV.



## Production Data **WM8993**



See "Clocking and Sample Rates" for more details of the System Clock, CLK\_SYS. See "GPIO1 Control" for details of GPIO1 output of OPCLK.

**Table 67 OPCLK Control** 



#### **FLL LOCK STATUS OUTPUT**

The WM8993 maintains a flag indicating the lock status of the FLL, which may be used to control other events if required. The FLL Lock status may be output directly on the GPIO1 pin, and may also be used to generate Interrupt events. See "GPIO1 Control" for details of outputting the FLL Lock flag on the GPIO1 pin. See "Clocking and Sample Rates" for more details of the FLL.

The FLL Lock signal is an input to the Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bit is latched once set and can be polled at any time or used to trigger the IRQ output. See "Interrupts" for more details of the Interrupt event handling.

The interrupt bit is latched once set; it is reset by writing a logic '1' to the FLL\_LOCK\_EINT register bit. De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required.



**Table 68 FLL Lock Interrupt Control** 

The FLL Lock signal is asserted when FLL Lock has been reached. When configured to generate an interrupt event, the default value of FLL\_LOCK\_POL will cause an interrupt event when FLL Lock has been reached.

When GPIO1 SEL = 0100, the FLL Lock signal is output on the GPIO1 pin. A logic 1 indicates that FLL Lock has been reached. Note that the polarity is not programmable for GPIO output; the GPIO1\_POL and FLL\_LOCK\_POL fields affect the Interrupt behaviour only.

#### **TEMPERATURE SENSOR OUTPUT**

The WM8993 incorporates a temperature sensor which detects when the device temperature is within normal limits or if the device is approaching a hazardous temperature condition. The temperature status may be output directly on the GPIO1 pin, and may also be used to generate Interrupt events. See "GPIO1 Control" for details of outputting the Temp OK flag on the GPIO1 pin.

The temperature sensor signal is an input to the Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bit is latched once set and can be polled at any time or used to trigger the IRQ output. See "Interrupts" for more details of the Interrupt event handling.

The interrupt bit is latched once set; it is reset by writing a logic '1' to the TEMPOK\_EINT register bit. De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required.

Note that the temperature sensor can be configured to automatically disable the audio outputs of the WM8993 (see "Thermal Shutdown"). In some applications, it may be preferable to manage the temperature sensor event through GPIO or Interrupt functions, allowing a host processor to implement a controlled system response to an over-temperature condition.





The temperature sensor must be enabled by setting the TSHUT ENA register bit. When the TSHUT\_OPDIS is also set, then a device over-temperature condition will cause the speaker outputs (SPKOUTL and SPKOUTR) of the WM8993 to be disabled.

**Table 69 Temperature Sensor Enable and Interrupt Control** 

The Temperature Sensor output is asserted when the device is within normal operating limits. When configured to generate an interrupt event, the default value of TEMPOK\_POL will cause an interrupt event when an overtemperature condition has been reached.

over-temperature)

When GPIO1 SEL = 0101, the Temperature Sensor status is output on the GPIO1 pin. A logic 0 indicates that an overtemperature condition has been reached. Note that the polarity is not programmable for GPIO output; the GPIO1\_POL and TEMPOK\_POL fields affect the Interrupt behaviour only.



### **CONTROL WRITE SEQUENCER STATUS**

The WM8993 Control Write Sequencer (WSEQ) can be used to execute a sequence of register write operations in response to a simple trigger event. When the Control Write Sequencer is executing a sequence, normal access to the register map via the Control Interface is restricted. The WM8993 generates a signal indicating the status of the Control Write Sequencer. The WSEQ\_BUSY register bit indicates if the sequencer is busy, or if it has completed the commanded sequence. The WEQ\_BUSY bit can be polled at any time.

The WSEQ\_BUSY bit is an input to the GPIO/Interrupt function, with selectable de-bounce and polarity control. The associated interrupt bit is latched once set and can be used to trigger the IRQ output. See "Interrupts" for more details of the Interrupt event handling.

The interrupt bit is latched once set; it is reset by writing a logic '1' to the WSEQ\_EINT register bit. De-bouncing is provided in order to avoid false event triggers. Note that TOCLK must be enabled when this input de-bouncing is required. Note that the read value of WSEQ\_EINT is not valid whilst the Write Sequencer is Busy.



**Table 70 Control Write Sequencer Interrupt Control** 

The Control Write Sequencer status output is asserted when the sequencer is busy. In order to generate an interrupt event indicating that the sequencer has completed its tasks, WSEQ\_POL must be set to '1'.

### **LOGIC '1' AND LOGIC '0' OUTPUT**

The GPIO1 pin can be programmed to drive a logic high or logic low signal. See "GPIO1 Control" for details of GPIO1 register control fields.



#### **INTERRUPTS**

The interrupt status flag IRQ is asserted when any un-masked interrupt input is asserted. It represents the OR'd combination of all the un-masked interrupt inputs. If required, this flag may be inverted using the IRQ\_POL register bit. The IRQ flag can be polled at any time, or may be output directly on the GPIO1 pin.

An interrupt can be generated by any of the following events described earlier:

- Button detect input (on GPIO1, GPI7 or GPI8)
- Accessory detection (MICBIAS1 or MICBIAS2 current / short circuit detect)
- **FLL Lock**
- Temperature Sensor
- Control Write Sequencer

The interrupt events are indicated by the \_EINT register fields described earlier. The interrupt event flags are latched once set; they are reset by writing a logic '1' to the EINT register bit. Each of these can be masked as an input to the IRQ function by setting the associated IM\_ register field. Note that the \_EINT register fields are always valid, regardless of the setting of the associated IM\_ register fields.

The interrupt behaviour is driven by edge detection (not level detection) of the un-masked inputs. Therefore, if an input remains asserted after the interrupt register has been reset, then the interrupt status flag IRQ will not be triggered again. Note that once the IRQ flag is latched then all subsequent trigger events will be ignored until it has been reset – see Figure 34.





**Table 71 Interrupt (IRQ) Control** 



**Figure 34 GPIO Latch** 



The de-bounce function on the GPIO functions enable transient behaviour to be filtered as illustrated below:



**Figure 35 GPIO De-bounce** 

#### **GPIO SUMMARY**

Details of the GPIO implementation are shown below. When the GPIO pad is configured as an output, the corresponding input is disabled, as shown in Figure 36 below. This avoids an unstable loop condition.



**Figure 36 GPIO Pad** 

The GPIO register, i.e. latch structure, is shown in Figure 37 below. The illustration describes the GPIO1 functionality; the equivalent logic applies to the other GPIO functions also (eg. FLL\_LOCK, TEMPOK, Jack Detect).

In the example illustrated, the de-bounce control field GPIO1 DB determines whether the signal is de-bounced or not. (Note that TOCLK needs to be present in order for the de-bounce circuit to work.) The polarity bit GPIO1\_POL controls whether an interrupt is triggered by a logic 1 level (for GPIO1\_POL = 0) or a logic 0 level (for GPIO1\_POL = 1). The latch will cause the interrupt to be stored until it is reset by writing to the Interrupt Register. The latched signal is passed to the IRQ circuit, shown in Figure 38. The interrupt status bits can be read at any time from Register R18 (12h). The interrupt status bits are reset by writing a logic 1 to the respective bit in Register R18 (12h).



**Figure 37 GPIO Function** 




The overall GPIO and Interrupt function is illustrated in Figure 38.

**Figure 38 GPIO Summary** 



# **DIGITAL AUDIO INTERFACE**

The digital audio interface is used for inputting DAC data to the WM8993 and outputting ADC data from it. The digital audio interface uses four pins:

- ADCDAT: ADC data output
- DACDAT: DAC data input
- LRCLK: Left/Right data alignment clock
- BCLK: Bit clock, for synchronisation

The clock signals BCLK and LRCLK can be outputs when the WM8993 operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below).

Four different audio data formats are supported:

- Left justified
- Right justified
- $I^2S$
- DSP mode

All four of these modes are MSB first. They are described in the following sections. Refer to the "Signal Timing Requirements" section for timing information.

Time Division Multiplexing (TDM) is available in all four data format modes. The WM8993 can be programmed to send and receive data in one of two time slots.

Two variants of DSP mode are supported - 'Mode A' and 'Mode B'. PCM operation is supported using the DSP mode.

#### **MASTER AND SLAVE MODE OPERATION**

The WM8993 digital audio interface can operate as a master or slave as shown in Figure 39 and Figure 40.



Figure 39 Master Mode **Figure 40 Slave Mode** 

The Audio Interface output control is illustrated above. The master mode control register AIF\_MSTR1 determines whether the WM8993 generates the clock signals. The AIF\_MSTR1 register field is defined in Table 72.

BCLK and LRCLK can be enabled as outputs in Slave mode, allowing mixed Master/Slave operation - see "Digital Audio Interface Control".



**Table 72 Audio Interface Master/Slave Control** 



#### **OPERATION WITH TDM**

Time division multiplexing (TDM) allows multiple devices to transfer data simultaneously on the same bus. The WM8993 ADCs and DACs support TDM in master and slave modes for all data formats and word lengths. TDM is enabled and configured using register bits defined in the "Digital Audio Interface Control" section.





Figure 41 TDM with WM8993 as Master Figure 42 TDM with Other CODEC as Master



**Figure 43 TDM with Processor as Master** 

**Note:** The WM8993 is a 24-bit device. If the user operates the WM8993 in 32-bit mode then the 8 LSBs will be ignored on the receiving side and not driven on the transmitting side. It is therefore recommended to add a pull-down resistor if necessary to the DACDAT line and the ADCDAT line in TDM mode.



#### **BCLK FREQUENCY**

The BCLK frequency is controlled relative to CLK\_SYS by the BCLK\_DIV divider. Internal clock divide and phase control mechanisms ensure that the BCLK and LRCLK edges will occur in a predictable and repeatable position relative to each other and relative to the data for a given combination of DAC/ADC sample rate and BCLK\_DIV settings.

BCLK\_DIV is defined in the "Digital Audio Interface Control" section. See also "Clocking and Sample Rates" section for more information.

#### **AUDIO DATA FORMATS (NORMAL MODE)**

The audio data modes supported by the WM8993 are described below. Note that the polarity of the BCLK and LRCLK signals can be inverted if required; the following descriptions all assume the default, non-inverted polarity of these signals.

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.



**Figure 44 Right Justified Audio Interface (assuming n-bit word length)** 

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.



**Figure 45 Left Justified Audio Interface (assuming n-bit word length)** 

In  $I^2$ S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.





**Figure 46 I2S Justified Audio Interface (assuming n-bit word length)** 

In DSP mode, the left channel MSB is available on either the  $1<sup>st</sup>$  (mode B) or  $2<sup>nd</sup>$  (mode A) rising edge of BCLK (selectable by AIF\_LRCLK\_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRC output will resemble the frame pulse shown in Figure 47 and Figure 48. In device slave mode, Figure 49 and Figure 50, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.



**Figure 47 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Master)** 



**Figure 48 DSP Mode Audio Interface (mode B, AIF\_LRCLK\_INV=1, Master)** 



**Figure 49 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Slave)** 



**Figure 50 DSP Mode Audio Interface (mode B, AIF\_LRCLK\_INV=1, Slave)** 

PCM operation is supported in DSP interface mode. WM8993 ADC data that is output on the Left Channel will be read as mono PCM data by the receiving equipment. Mono PCM data received by the WM8993 will be treated as Left Channel data. This data may be routed to the Left/Right DACs as described in the "Digital Mixing" section.

#### **AUDIO DATA FORMATS (TDM MODE)**

TDM is supported in master and slave mode and is enabled by register bits AIF\_ADC\_TDM and AIF\_DAC\_TDM. All audio interface data formats support time division multiplexing (TDM) for ADC and DAC data.

Two time slots are available (Slot 0 and Slot 1), selected by register bits AIFADC\_TDM\_CHAN and AIFDAC\_TDM\_CHAN which control time slots for the ADC data and the DAC data.

When TDM is enabled, the ADCDAT pin will be tri-stated immediately before and immediately after data transmission, to allow another ADC device to drive this signal line for the remainder of the sample period. Note that it is important that two ADC devices do not attempt to drive the data pin simultaneously. A short circuit may occur if the transmission time of the two ADC devices overlap with each other. See "Audio Data Formats (TDM Mode)" for details of the ADCDAT output relative to BCLK signal. Note that it is possible to ensure a gap exists between transmissions by setting the transmitted word length to a value higher than the actual length of the data. For example, if 32-bit word length is selected where only 24-bit data is available, then the WM8993 interface will tri-state after transmission of the 24-bit data, ensuring a gap after the WM8993's TDM slot.

When TDM is enabled, BCLK frequency must be high enough to allow data from both time slots to be transferred. The relative timing of Slot 0 and Slot 1 depends upon the selected data format as shown in Figure 51 to Figure 55.





**Figure 51 TDM in Right-Justified Mode** 



**Figure 52 TDM in Left-Justified Mode** 



**Figure 53 TDM in I<sup>2</sup>S Mode** 



**Figure 54 TDM in DSP Mode A** 





**Figure 55 TDM in DSP Mode B** 

# **DIGITAL AUDIO INTERFACE CONTROL**

The register bits controlling audio data format, word length, left/right channel data source and TDM are summarised in Table 73.





# Production Data **WM8993**



**Table 73 Digital Audio Interface Data Control** 

#### **AUDIO INTERFACE OUTPUT TRI-STATE**

Register bit AIF\_TRIS can be used to tri-state the audio interface pins as described in Table 74. All digital audio interface pins will be tri-stated by this function, regardless of the state of other registers which control these pin configurations.



**Table 74 Digital Audio Interface Tri-State Control** 

### **BCLK AND LRCLK CONTROL**

The audio interface can be programmed to operate in master mode or slave mode using the AIF\_MSTR1 register bit.

In master mode, the BCLK and LRCLK signals are generated by the WM8993 when any of the ADCs or DACs is enabled. In slave mode, the BCLK and LRCLK clock outputs are disabled by default to allow another digital audio interface to drive these pins.

It is also possible to force the BCLK or LRCLK signals to be output using BCLK DIR and LRCLK DIR, allowing mixed master and slave modes.

The clock generators for the audio interface are enabled according to the control signals shown in Figure 56. The BCLK\_DIR and LRCLK\_DIR fields are defined in Table 75.

The BCLK output can be inverted using the AIF\_BCLK\_INV register bit. The LRCLK output can be inverted using the AIF\_LRCLK\_INV register control.

Note that in Slave mode, when BCLK is an input, the AIF\_BCLK\_INV register selects the polarity of the received BCLK signal. Under default conditions, DACDAT input is captured on the rising edge of BCLK, as illustrated in Figure 4. When AIF\_BCLK\_INV = 1, DACDAT input is captured on the falling edge of BCLK.





**Figure 56 Digital Audio Interface Clock Control** 



**Table 75 Digital Audio Interface Clock Control** 



#### **COMPANDING**

The WM8993 supports A-law and µ-law companding on both transmit (ADC) and receive (DAC) sides as shown in Table 76.



**Table 76 Companding Control** 

Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

µ-law (where µ=255 for the U.S. and Japan):

 $F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu)$  -1  $\le x \le 1$ 

A-law (where A=87.6 for Europe):



The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for µ-law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSBs of data.

Companding converts 13 bits ( $\mu$ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. This provides greater precision for low amplitude signals than for high amplitude signals, resulting in a greater usable dynamic range than 8 bit linear quantization. The companded signal is an 8-bit word comprising sign (1 bit), exponent (3 bits) and mantissa (4 bits).

8-bit mode is selected whenever DAC\_COMP=1 or ADC\_COMP=1. The use of 8-bit data allows samples to be passed using as few as 8 BCLK cycles per LRCLK frame. When using DSP mode B, 8-bit data words may be transferred consecutively every 8 BCLK cycles.

8-bit mode (without Companding) may be enabled by setting DAC\_COMPMODE=1 or ADC\_COMPMODE=1, when DAC\_COMP=0 and ADC\_COMP=0.



**Table 77 8-bit Companded Word Composition** 





**Figure 57 µ-Law Companding** 



**Figure 58 A-Law Companding** 

# **LOOPBACK**

Setting the LOOPBACK register bit enables digital loopback. When this bit is set, the ADC digital data output is routed to the DAC digital data input path. The digital audio interface input (DACDAT) is not used when LOOPBACK is enabled.



**Table 78 Loopback Control** 



**Note:** When the digital sidetone is enabled, ADC data will also be added to DAC digital data input path within the Digital Mixing circuit. This applies regardless of whether LOOPBACK is enabled.

# **DIGITAL PULL-UP AND PULL-DOWN**

The WM8993 provides integrated pull-up and pull-down resistors on each of the MCLK, DACDAT, LRCLK and BCLK pins. This provides a flexible capability for interfacing with other devices. Each of the pull-up and pull-down resistors can be configured independently using the register bits described in Table 79.



**Table 79 Digital Audio Interface Pull-Up and Pull-Down Control** 



### **CLOCKING AND SAMPLE RATES**

The internal clocks for the WM8993 are all derived from a common internal clock source, CLK\_SYS. This clock is the reference for the ADCs, DACs, DSP core functions, digital audio interface, Class D switching amplifier, DC servo control and other internal functions.

CLK\_SYS can either be derived directly from MCLK, or may be generated from a Frequency Locked Loop (FLL) using MCLK, BCLK or LRCLK as a reference. Many commonly-used audio sample rates can be derived directly from typical MCLK frequencies; the FLL provides additional flexibility for a wide range of MCLK frequencies. To avoid audible glitches, all clock configurations must be set up before enabling playback. The FLL can be used to generate a free-running clock in the absence of an external reference source; see "Frequency Locked Loop (FLL)" for further details.

The WM8993 supports Manual or Automatic clocking configuration modes. In Automatic mode, the programmable dividers associated with the ADCs, DACs, DSP core functions, Class D switching and DC servo are configured automatically, with values determined from the CLK SYS RATE and SAMPLE\_RATE fields. In Automatic mode, the user must also configure the OPCLK (if required), the TOCLK (if required) and the digital audio interface. In Manual mode, the entire clocking configuration can be programmed according to the application requirements.

The ADC and DAC sample rates are independently selectable, relative to CLK\_SYS, using ADC\_DIV and DAC\_DIV. These fields must be set according to the required sampling frequency. Oversample rates of 64fs or 128fs are supported (based on a 48kHz sample rate).

A 256kHz clock, supporting a number of internal functions, is derived from CLK\_SYS, via a programmable divider CLK\_256K\_DIV.

The DC servo control is clocked from CLK\_SYS, via a programmable divider CLK\_DCS\_DIV.

The Class D switching amplifier is clocked from CLK\_SYS, via a programmable divider DCLK\_DIV.

A GPIO Clock, OPCLK, can be derived from CLK\_SYS and output on the GPIO1 pin to provide clocking to other devices. This clock is enabled by OPCLK\_ENA and controlled by OPCLK\_DIV.

A slow clock, TOCLK, is used to de-bounce the button/accessory detect inputs, and to set the timeout period for volume updates when zero-cross detect is used. This clock is enabled by TOCLK\_ENA and controlled by TOCLK\_RATE, TOCLK\_RATE\_X4 and TOCLK\_RATE\_DIV16.

In master mode, BCLK is derived from CLK\_SYS via a programmable divider set by BCLK\_DIV. In master mode, the LRCLK is derived from BCLK via a programmable divider LRCLK\_RATE. The LRCLK can be derived from an internal or external BCLK source, allowing mixed master/slave operation.

The control registers associated with Clocking and Sample Rates are shown in Table 80 to Table 85.

The overall clocking scheme for the WM8993 is illustrated in Figure 59.





**Figure 59 Clocking Scheme** 



### **CLK\_SYS CONTROL**

The MCLK SRC bit is used to select the MCLK source. The source may be either MCLK or GPIO1. The selected source may also be inverted by setting the register bit MCLK\_INV. Note that it is not recommended to change the control bit MCLK INV while the WM8993 is processing data as this may lead to clocking glitches and signal pop and clicks.

The SYSCLK\_SRC bit is used to select the source for CLK\_SYS. The source may be either the selected MCLK source or the FLL output. The selected source may also be adjusted by the MCLK DIV divider to generate CLK SYS. These register fields are described in Table 80. See "Frequency Locked Loop (FLL)" for more details of the Frequency Locked Loop clock generator.

Note that, in AIF Slave modes (see "Digital Audio Interface"), it is important to ensure that CLK\_SYS is synchronised with the LRCLK input. This can be achieved by selecting an MCLK input that is derived from the same reference as the LRCLK, or can be achieved by selecting the external BCLK or LRCLK signals as a reference input to one of the FLLs, as a source for CLK\_SYS.

If CLK SYS is not synchronised with LRCLK, then clicks arising from dropped or repeated audio samples will occur, due to the inherent tolerances of multiple, asynchronous, system clocks.

The CLK\_SYS signal is enabled by register bit CLK\_SYS\_ENA. This bit should be set to 0 when reconfiguring clock sources. It is not recommended to change MCLK\_SRC or SYSCLK\_SRC while the CLK\_SYS\_ENA bit is set.

The following operating frequency limits must be observed when configuring CLK\_SYS. Failure to observe these limits will result in degraded noise performance and/or incorrect ADC/DAC functionality.

- CLK\_SYS ≤ 12.288MHz
- CLK  $SYS \geq 3MHz$
- If DAC\_OSR128 = 1 (Automatic Mode only), then CLK\_SYS  $\geq 6$ MHz
- If DAC MONO = 1, then CLK  $SYS \ge 64$  x fs
- If DAC MONO = 0, then CLK  $SYS \ge 128$  x fs
- If ADCL ENA = 1 or ADCR ENA = 1 then CLK  $SYS \ge 256$  x fs

Note that DAC Mono mode (DAC\_MONO = 1) is only valid when one or other DAC is disabled. If both DACs are enabled, then the minimum CLK\_SYS for clocking the DACs is 128 x fs.





**Table 80 MCLK and CLK\_SYS Control** 



### **AUTOMATIC CLOCKING CONFIGURATION**

The WM8993 supports a wide range of standard audio sample rates from 8kHz to 48kHz. The Automatic Clocking Configuration mode simplifies the configuration of the clock dividers in the WM8993 by deriving most of the necessary parameters from a minimum number of user registers.

Automatic Clocking Configuration mode is selected by the SR\_MODE bit. When Automatic mode is selected (SR\_MODE = 0), some of the Manual clocking configuration registers are invalid and ignored. The affected registers are indicated in Table 82 and Table 83.

In Automatic mode, the SAMPLE\_RATE field selects the sample rate, fs, of the ADC and DAC. Note that, in Automatic mode, the same sample rate always applies to the ADC and DAC.

In Automatic mode, the CLK\_SYS\_RATE field must be set according to the ratio of CLK\_SYS to fs.

In Automatic mode, a high performance mode of DAC operation can be selected by setting the DAC\_OSR128 bit; in 48kHz sample mode, the DAC\_OSR128 feature results in 128x oversampling. Audio performance is improved, but power consumption is also increased.

In both Manual and Automatic modes, the CLK\_SYS\_RATE register must be set; this determines the operating behaviour of the headphone amplifier Charge Pump circuit.



**Table 81 Automatic Clocking Configuration Control** 



#### **ADC / DAC CLOCK CONTROL**

The clocking of the ADC and DAC circuits is derived from CLK\_DSP. This signal is generated from CLK SYS and is separately enabled, using the register bit CLK SYS ENA.

The ADC and DAC sample rates are independently selectable, relative to CLK\_DSP. The programmable dividers allow selection of the commonly used sample rates from typical audio system clocking frequencies (eg. 12.288MHz). In Manual Clocking Configuration mode, these are controlled using the register bits described in Table 82. In Automatic Clocking Configuration mode, the ADC and DAC clocking dividers are configured automatically by the WM8993.

The ADC\_DIV register controls the ADC clocking rate. The ADC\_DIV register should be set to derive 256 x fs from CLK DSP, where fs is the ADC sampling rate (eg. 48kHz).

Two modes of ADC operation can be selected using the ADC\_OSR128 bit; in 48kHz sample mode, setting the ADC\_OSR128 bit results in 128x oversampling. This bit is enabled by default, giving best audio performance. Deselecting this bit gives 64x oversampling in 48kHz mode, resulting in decreased power consumption.

The DAC\_DIV and the DAC\_DIV4 registers control the DAC clocking rate. For normal operation, DAC\_DIV4 is set, and the DAC\_DIV register should be set to derive 256 x fs from CLK\_DSP, where fs is the DAC sampling rate.

Higher performance DAC operation can be achieved by increasing the DAC oversample rate. This is available in Automatic Clocking Configuration mode only - see Table 81.

The ADC / DAC Clock Control registers are defined in Table 82.

In Manual Clocking Configuration mode, all of these registers may be controlled.

In Automatic Clocking Configuration mode, the CLK\_SYS\_ENA field must be set by the user. The ADC\_OSR128 bit may be selected if required. The remaining ADC / DAC Clock Control registers are ignored and invalid in Automatic mode.





# Production Data **WM8993**



**Table 82 ADC / DAC Clock Control** 

#### **256K, DC SERVO, CLASS D CLOCK CONTROL**

Clocking is required to support a variety of other functions on the WM8993, including the DC Servo and the Class D amplifier. In Manual Clocking Configuration mode, these are controlled using the register bits described in Table 83. In Automatic Clocking Configuration mode, these are configured automatically by the WM8993.

The DCLK\_DIV register controls the Class D amplifier switching frequency. The DCLK\_DIV register should be set to derive a clock frequency of around 768kHz. Note that there is an additional divide by two in the output stage producing a 384kHz switching frequency. The class D switching clock frequency should not be altered while the speaker output is active as this may generate an audible click.

The CLK\_DCS\_DIV register controls the DC Servo clocking frequency. The CLK\_DCS\_DIV register should be set to derive a clock frequency of around 1.5MHz.

The CLK 256K DIV register controls the 256kHz clocking for other circuits, including the Control Write Sequencer. The CLK 256K DIV register should be set to derive a clock frequency of around 256kHz.



**WM8993** Production Data



**Table 83 256k, DC Servo, Class D Clock Control** 



#### **OPCLK CONTROL**

A clock output (OPCLK) derived from CLK\_SYS may be output on the GPIO1 pin. This clock is enabled by register bit OPCLK\_ENA, and its frequency is controlled by OPCLK\_DIV.





**Table 84 OPCLK Control** 

### **TOCLK CONTROL**

A slow clock (TOCLK) is derived from the internally generated 256kHz clock to enable input debouncing and volume update timeout functions. This clock is enabled by register bit TOCLK\_ENA, and its frequency is controlled by TOCLK\_RATE, TOCLK\_RATE\_X4, and TOCLK\_RATE\_DIV16, as described in Table 85.

A fixed division of 256kHz / 1024 is applied to generate TOCLK. The final TOCLK frequency may be a multiple or fraction of this frequency, according to the TOCLK\_RATE, TOCLK\_RATE\_X4, and TOCLK\_RATE\_DIV16 register bits.



**Table 85 TOCLK Control** 

A list of possible TOCLK rates is provided in Table 86.





**Table 86 TOCLK Rates** 

#### **BCLK AND LRCLK CONTROL**

In master mode, BCLK is derived from CLK\_SYS via a programmable division set by BCLK\_DIV.

In master mode, LRCLK is derived from BCLK via a programmable division set by LRCLK\_RATE. The BCLK input to this divider may be internal or external, allowing mixed master and slave modes.

The direction of these signals and the clock frequencies are controlled as described in the "Digital Audio Interface Control" section.

#### **FREQUENCY LOCKED LOOP (FLL)**

The integrated FLL can be used to generate CLK\_SYS from a wide variety of different reference sources and frequencies. The FLL can use either MCLK, BCLK or LRCLK as its reference, which may be a high frequency (eg. 12.288MHz) or low frequency (eg. 32,768kHz) reference. The FLL is tolerant of jitter and may be used to generate a stable CLK\_SYS from a less stable input signal. The FLL characteristics are summarised in "Electrical Characteristics".

Note that the FLL can be used to generate a free-running clock in the absence of an external reference source. This is described in the "Free-Running FLL Clock" section below.

The FLL control registers are illustrated in Figure 60.



**Figure 60 FLL Configuration** 

The FLL is enabled using the FLL\_ENA register bit. Note that, when changing FLL settings, it is recommended that the digital circuit be disabled via FLL\_ENA and then re-enabled after the other register settings have been updated. When changing the input reference frequency  $F_{REF}$ , it is recommended that the FLL be reset by setting FLL\_ENA to 0.

Note that, for normal operation of the FLLs, the reference voltage VMID and the bias current must also be enabled. See "Reference Voltages and Master Bias" for details of the associated controls VMID\_SEL and BIAS\_ENA.

The field FLL CLK REF\_DIV provides the option to divide the input reference (MCLK, BCLK or LRCLK) by 1, 2, 4 or 8. This field should be set to bring the reference down to 13.5MHz or below. For best performance, it is recommended that the highest possible frequency - within the 13.5MHz limit should be selected.

The FLL output frequency is directly determined from FLL\_FRATIO, FLL\_OUTDIV and the real number represented by N.K. The integer value N is held in the FLL N register field (LSB = 1), and is



used in both Integer and Fractional Modes. The fractional portion, K, is only valid in Fractional Mode when enabled by the field FLL\_FRAC. It is recommended that FLL\_FRAC is enabled at all times.

In FLL Fractional Mode, the fractional portion of the N.K multiplier is held in the FLL\_K register field. This field is coded as a fixed point quantity, where the MSB has a weighting of 0.5. Note that, if desired, the value of this field may be calculated by multiplying K by  $2^{16}$  and treating FLL\_K as an integer value, as illustrated in the following example:

If N.K =  $8.192$ , then K =  $0.192$ 

Multiplying K by  $2^{16}$  gives 0.192 x 65536 = 12582.912 (decimal)

Apply rounding to the nearest integer = 12583 (decimal) = 3127 (hex)

The FLL output frequency is generated according to the following equation:

 $Four = (F<sub>VCO</sub> / FLL_OUTDIV)$ 

The FLL operating frequency,  $F_{VCO}$  is set according to the following equation:

 $F_{VCO} = (F_{REF} \times N.K \times FLL\_FRATIO)$ 

F<sub>REF</sub> is the input frequency, as determined by FLL\_CLK\_REF\_DIV.

F<sub>VCO</sub> must be in the range 90-100 MHz. Frequencies outside this range cannot be supported.

Note that the output frequencies that do not lie within the ranges quoted above cannot be quaranteed across the full range of device operating temperatures.

In order to follow the above requirements for  $F_{VCO}$ , the value of FLL\_OUTDIV should be selected according to the desired output  $F<sub>OUT</sub>$ , as described in Table 87.



**Table 87 Selection of FLL\_OUTDIV** 

The value of FLL\_FRATIO should be selected as described in Table 88.



**Table 88 Selection of FLL\_FRATIO** 

In order to determine the remaining FLL parameters, the FLL operating frequency,  $F_{VCO}$ , must be calculated, as given by the following equation:

 $F_{VCO}$  = ( $F_{OUT}$  x FLL\_OUTDIV)

The value of FLL\_N and FLL\_K can then be determined as follows:



 $N.K = F<sub>VCO</sub>$  / (FLL\_FRATIO x  $F<sub>REF</sub>$ )

Note that F<sub>REF</sub> is the input frequency, after division by FLL\_CLK\_REF\_DIV, where applicable.

For best performance, FLL Fractional Mode should always be used. Therefore, if the calculations yield an integer value of N.K, then it is recommended to adjust FLL\_FRATIO in order to obtain a noninteger value of N.K.

The register fields that control the FLL are described in Table 89. Example settings for a variety of reference frequencies and output frequencies are shown in Table 91.



# Production Data **WM8993**



**Table 89 FLL Register Map** 



### **FREE-RUNNING FLL CLOCK**

The FLL can generate a clock signal even when no external reference is available. However, it should be noted that the accuracy of this clock is reduced, and a reference source should always be used where possible. Note that, in free-running modes, the FLL is not sufficiently accurate for hi-fi ADC or DAC applications. However, the free-running modes are suitable for clocking most other functions, including the Write Sequencer, Charge Pump, DC Servo and Class D loudspeaker driver.

If an accurate reference clock is initially available, then the FLL should be configured as described above. The FLL will continue to generate a stable output clock after the reference input is stopped or disconnected.

If no reference clock is available at the time of starting up the FLL, then an internal clock frequency of approximately 12MHz can be generated by enabling the FLL Analogue Oscillator using the FLL\_OSC\_ENA register bit, and setting F<sub>OUT</sub> clock divider to divide by 8 (FLL\_OUTDIV = 010b), as defined in Table 89. Under recommended operating conditions, the FLL output may be forced to approximately 12MHz by then enabling the FLL\_FRC\_NCO bit and setting FLL\_FRC\_NCO\_VAL to 19h (see Table 90). The resultant CLK\_SYS, together with the default settings of DCLK\_DIV, CLK\_DCS\_DIV and CLK\_256K\_DIV, delivers the required clock frequencies for the Class D output driver, DC Servo, Charge Pump and other functions. Note that the value of FLL\_FRC\_NCO\_VAL may be adjusted to control  $F<sub>OUT</sub>$ , but care should be taken to maintain the correct relationship between CLK\_SYS and the aforementioned functional blocks.



# Production Data **WM8993**



**Table 90 FLL Free-Running Mode** 

In both cases described above, the FLL must be selected as the CLK SYS source by setting SYSCLK\_SRC (see Table 80). The free-running FLL modes are not sufficiently accurate for hi-fi ADC or DAC applications. Note that, in the absence of any reference clock, the FLL output is subject to a very wide tolerance. See "Electrical Characteristics" for details of the FLL accuracy.

#### **EXAMPLE FLL CALCULATION**

To generate 12.288 MHz output ( $F_{OUT}$ ) from a 12.000 MHz reference clock ( $F_{REF}$ ):

- Set FLL\_CLK\_REF\_DIV in order to generate FREF <=13.5MHz: FLL\_CLK\_REF\_DIV = 00 (divide by 1)
- Set FLL\_OUTDIV for the required output frequency as shown in Table 87:- $F<sub>OUT</sub> = 12.288 MHz$ , therefore FLL\_OUTDIV = 2h (divide by 8)
- Set FLL\_FRATIO for the given reference frequency as shown in Table 88: FREF = 12MHz, therefore FLL\_FRATIO = 0h (divide by 1)
- Calculate  $F_{VCO}$  as given by  $F_{VCO}$  =  $F_{OUT}$  x  $FLL_OUTDIV$ :- $F<sub>VCO</sub> = 12.288 \times 8 = 98.304 MHz$
- Calculate N.K as given by N.K =  $F_{VCO}$  / (FLL\_FRATIO x  $F_{REF}$ ):  $N.K = 98.304 / (1 \times 12) = 8.192$
- Determine FLL\_N and FLL\_K from the integer and fractional portions of N.K:- FLL\_N is 8. FLL\_K is 0.192
- Confirm that N.K is a fractional quantity and set FLL\_FRAC: N.K is fractional. Set FLL\_FRAC = 1. Note that, if N.K is an integer, then an alternative value of FLL\_FRATIO should be selected in order to produce a fractional value of N.K.



# **EXAMPLE FLL SETTINGS**





**Table 91 Example FLL Settings** 



# **CONTROL INTERFACE**

The WM8993 is controlled by writing to registers through a 2-wire serial control interface. Readback is available for all registers, including device ID, power management status and GPIO status.

The WM8993 is a slave device on the control interface; SCLK is a clock input, while SDAT is a bidirectional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8993 transmits logic 1 by tri-stating the SDAT pin, rather than pulling it high. An external pull-up resistor is required to pull the SDAT line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single 2-wire control bus, every device on the bus has a unique 7-bit device ID (this is not the same as the 8-bit address of each register in the WM8993). The WM8993 device ID is 0011 0100 (34h). The LSB of the device ID is the Read/Write bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

The WM8993 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDAT while SCLK remains high. This indicates that a device ID, register address and data will follow. The WM8993 responds to the start condition and shifts in the next eight bits on SDAT (7-bit device ID + Read/Write bit, MSB first). If the device ID received matches the device ID of the WM8993, then the WM8993 responds by pulling SDAT low on the next clock pulse (ACK). If the device ID is not recognised or the R/W bit is set incorrectly, the WM8993 returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8993, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDAT while SCKL remains high. After receiving a complete address and data sequence the WM8993 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDAT changes while SCLK is high), the device returns to the idle condition.

The WM8993 supports the following read and write operations:

- Single write
- Single read
- Multiple write using auto-increment
- Multiple read using auto-increment





**Figure 61 Control Interface Register Write** 

The sequence of signals associated with a single register read operation is illustrated in Figure 62.



**Figure 62 Control Interface Register Read** 

The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 92.

Note that multiple write and multiple read operations are supported using the auto-increment mode. This feature enables the host processor to access sequential blocks of the data in the WM8993 register map faster than is possible with single register operations.



**Table 92 Control Interface Terminology** 





**Figure 63 Single Register Write to Specified Address** 



**Figure 64 Single Register Read from Specified Address** 



**Figure 65 Multiple Register Write to Specified Address using Auto-increment** 



**Figure 66 Multiple Register Read from Specified Address using Auto-increment** 



**Figure 67 Multiple Register Read from Last Address using Auto-increment** 

WWW. HUOLISON<sup>®</sup><br>
PD, November 2010, Rev 4.0

### **CONTROL WRITE SEQUENCER**

The Control Write Sequencer is a programmable unit that forms part of the WM8993 control interface logic. It provides the ability to perform a sequence of register write operations with the minimum of demands on the host processor - the sequence may be initiated by a single operation from the host processor and then left to execute independently.

Default sequences for Start-Up of each output driver and Shut-Down are provided (see "Default Sequences" section). It is recommended that these default sequences are used unless changes become necessary.

When a sequence is initiated, the sequencer performs a series of pre-defined register writes. The host processor informs the sequencer of the start index of the required sequence within the sequencer's memory. At each step of the sequence, the contents of the selected register fields are read from the sequencer's memory and copied into the WM8993 control registers. This continues sequentially through the sequencer's memory until an "End of Sequence" bit is encountered; at this point, the sequencer stops and an Interrupt status flag is asserted. For cases where the timing of the write sequence is important, a programmable delay can be set for specific steps within the sequence.

Note that the Control Write Sequencer's internal clock is derived from the internal clock CLK\_SYS which must be enabled by setting CLK SYS\_ENA (see "Clocking and Sample Rates"). The clock division from CLK\_SYS is handled transparently by the WM8993 without user intervention, as long as CLK SYS and sample rates are set correctly.

#### **INITIATING A SEQUENCE**

The Register fields associated with running the Control Write Sequencer are described in Table 93. Note that the operation of the Control Write Sequencer also requires the internal clock CLK\_SYS to be enabled via the CLK\_SYS\_ENA (see "Clocking and Sample Rates").

The Write Sequencer is enabled by setting the WSEQ\_ENA bit. The start index of the required sequence must be written to the WSEQ\_START\_INDEX field. Setting the WSEQ\_START bit initiates the sequencer at the given start index.

The Write Sequencer can be interrupted by writing a logic 1 to the WSEQ\_ABORT bit.

The current status of the Write Sequencer can be read using two further register fields - when the WSEQ\_BUSY bit is asserted, this indicates that the Write Sequencer is busy. Note that, whilst the Control Write Sequencer is running a sequence (indicated by the WSEQ\_BUSY bit), normal read/write operations to the Control Registers cannot be supported. The index of the current step in the Write Sequencer can be read from the WSEQ\_CURRENT\_INDEX field; this is an indicator of the sequencer's progress. On completion of a sequence, this field holds the index of the last step within the last commanded sequence.

When the Write Sequencer reaches the end of a sequence, it asserts the WSEQ EINT flag in Register R121 (see Table 70). This flag can be used to generate an Interrupt Event on completion of the sequence. Note that the WSEQ\_EINT flag is asserted to indicate that the WSEQ is NOT Busy.



# Production Data **WM8993**



**Table 93 Write Sequencer Control - Initiating a Sequence** 

### **PROGRAMMING A SEQUENCE**

A sequence consists of write operations to data bits (or groups of bits) within the control registers. The Register fields associated with programming the Control Write Sequencer are described in Table 94.

For each step of the sequence being programmed, the Sequencer Index must be written to the WSEQ\_WRITE\_INDEX\_field. The values 0 to 31 correspond to all the available RAM addresses within the Write Sequencer memory. (Note that memory addresses 32 to 58 also exist, but these are ROM addresses, which are not programmable.)

Having set the Index as described above, Register R71 must be written to (containing the Control Register Address, the Start Bit Position and the Field Width applicable to this step of the sequence). Also, Register R72 must be written to (containing the Register Data, the End of Sequence flag and the Delay time required after this step is executed). After writing to these two registers, the next step in the sequence may be programmed by updating  $WSEQ$  WRITE INDEX and repeating the procedure.

WSEQ\_ADDR is an 8-bit field containing the Control Register Address in which the data should be written.

WSEQ\_DATA\_START is a 4-bit field which identifies the LSB position within the selected Control Register to which the data should be written. Setting WSEQ\_DATA\_START = 0100 will cause 1-bit data to be written to bit 4. With this setting, 4-bit data would be written to bits 7:4 and so on.



WSEQ\_DATA\_WIDTH is a 3-bit field which identifies the width of the data block to be written. This enables selected portions of a Control Register to be updated without any concern for other bits within the same register, eliminating the need for read-modify-write procedures. Values of 0 to 7 correspond to data widths of 1 to 8 respectively. For example, setting WSEQ\_DATA\_WIDTH = 010 will cause a 3-bit data block to be written. Note that the maximum value of this field corresponds to an 8-bit data block; writing to register fields greater than 8 bits wide must be performed using two separate operations of the Control Write Sequencer.

WSEQ\_DATA is an 8-bit field which contains the data to be written to the selected Control Register. The WSEQ\_DATA\_WIDTH field determines how many of these bits are written to the selected register; the most significant bits (above the number indicated by WSEQ\_DATA\_WIDTH) are ignored.

WSEQ\_DELAY is a 4-bit field which controls the waiting time between the current step and the next step in the sequence i.e. the delay occurs after the write in which it was called. The total delay time per step (including execution) is given by:

$$
T = k \times (2^{WSEQ\_DELAY} + 8)
$$

where  $k = 62.5\mu s$  (under recommended operating conditions)

This gives a useful range of execution/delay times from 562µs up to 2.048s per step.

WSEQ\_EOS is a 1-bit field which indicates the End of Sequence. If this bit is set, then the Control Write Sequencer will automatically stop after this step has been executed.



**Table 94 Write Sequencer Control - Programming a Sequence** 



Note that a 'Dummy' write can be inserted into a control sequence by commanding the sequencer to write a value of 0 to bit 0 of Register R255 (FFh). This is effectively a write to a non-existent register location. This can be used in order to create placeholders ready for easy adaptation of the sequence. For example, a sequence could be defined to power-up a mono signal path from DACL to headphone, with a 'dummy' write included to leave space for easy modification to a stereo signal path configuration. Dummy writes can also be used in order to implement additional time delays between register writes. Dummy writes are included in both of the Headphone start-up sequences see Table 95 and Table 96.

In summary, the Control Register to be written is set by the WSEQ\_ADDR field. The data bits that are written are determined by a combination of WSEQ\_DATA\_START, WSEQ\_DATA\_WIDTH and WSEQ\_DATA. This is illustrated below for an example case of writing to the ADCL\_DAC\_SVOL field within Register R13 (0Dh).

In this example, the Start Position is bit 09 (WSEQ DATA START = 1001b) and the Data width is 4 bits (WSEQ\_DATA\_WIDTH = 0011b). With these settings, the Control Write Sequencer would update the Control Register R13 [12:9] with the contents of WSEQ\_DATA [3:0].



**Figure 68 Control Write Sequencer Example** 

#### **DEFAULT SEQUENCES**

When the WM8993 is powered up, a number of Control Write Sequences are available through default settings in both RAM and ROM memory locations. The pre-programmed default settings include Start-Up and Shut-Down sequences for each of the output drivers. Note that the default sequences do not include audio signal path or gain setting configuration; this must be implemented prior to scheduling any of the default Start-Up sequences.

Index addresses 0 to 31 may be programmed to users' own settings at any time, as described in "Programming a Sequence". Users' own settings remain in memory regardless of WSEQ\_ENA, and are not affected by software resets (i.e. writing to Register R0). However, any non-default sequences are lost when the device is powered down.



The following default control sequences are provided:

- 1. Headphone Cold Start-Up This sequence powers up the headphone driver and charge pump. It commands the DC Servo to perform offset correction. It enables the master bias required for analogue functions. This sequence is intended for enabling the headphone output after initial power-on, when DC offset correction has not previously been run.
- 2. Headphone Warm Start-Up This sequence is similar to the Headphone Cold Start-Up, but does not include the DC Servo operation. This sequence is intended for fast enabling of the headphone output when DC offset correction has previously been scheduled and provided the analogue gain settings have not been updated since scheduling the DC offset correction.
- 3. Speaker Start-Up This sequence powers up the stereo speaker driver. It also enables the master bias required for analogue functions.
- 4. Earpiece Start-Up This sequence powers up the earpiece driver. It also enables the master bias required for analogue functions. The soft-start VMID option is used in order to suppress pops when the driver is enabled. This sequence is intended for enabling the earpiece driver when the master bias has not previously been enabled.
- 5. Line Output Start-Up This sequence powers up the line outputs. Active discharge of the line outputs is selected, followed by the soft-start VMID enable, followed by selection of the master bias and un-muting of the line outputs. This sequence is intended for enabling the line drivers when the master bias has not previously been enabled.
- 6. Speaker and Headphone Fast Shut-Down This sequence implements a fast shutdown of the speaker and headphone drivers. It also disables the DC Servo and charge pump circuits, and disables the analogue bias circuits using the soft-start (ramp) feature. This sequence is intended as a shut-down sequence when only the speaker or headphone drivers are enabled.
- 7. Generic Shut-Down This sequence shuts down all of the WM8993 output drivers, DC Servo, charge pump and analogue bias circuits. It is similar to the Fast Shut-Down sequence, with the additional control of the earpiece and line output drivers. Active discharge of the line outputs is included and all drivers are disabled as part of this sequence.

Specific details of each of these sequences is provided below.


## **Headphone Cold Start-Up**

The Headphone Cold Start-Up sequence is initiated by writing 0100h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 0 (00h) and executes the sequence defined in Table 95.



This sequence takes approximately 296ms to run.

**Table 95 Headphone Cold Start-Up Default Sequence** 



### **Headphone Warm Start-Up**

The Headphone Warm Start-Up sequence can be initiated by writing 0108h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 8 (08h) and executes the sequence defined in Table 96.





**Table 96 Headphone Warm Start-Up Default Sequence** 



### **Speaker Start-Up**

The Speaker Start-Up sequence can be initiated by writing 0110h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 16 (10h) and executes the sequence defined in Table 97.



This sequence takes approximately 34ms to run.

**Table 97 Speaker Start-Up Default Sequence**

### **Earpiece Start-Up**

The Earpiece Start-Up sequence can be initiated by writing 0113h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 19 (13h) and executes the sequence defined in Table 98.



This sequence takes approximately 259ms to run.

**Table 98 Earpiece Start-Up Default Sequence**



## **Line Output Start-Up**

The Line Output Start-Up sequence can be initiated by writing 0119h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 25 (19h) and executes the sequence defined in Table 99.





**Table 99 Line Output Start-Up Default Sequence**



## **Speaker and Headphone Fast Shut-Down**

The Speaker and Headphone Fast Shut-Down sequence can be initiated by writing 0122h to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 34 (22h) and executes the sequence defined in Table 100.





**Table 100 Speaker and Headphone Fast Shut-Down Default Sequence**



### **Generic Shut-Down**

The Generic Shut-Down sequence can be initiated by writing 012Ah to Register 73 (49h). This single operation starts the Control Write Sequencer at Index Address 42 (2Ah) and executes the sequence defined in Table 101.

<b>WSEQ</b> <b>INDEX</b>	<b>REGISTER</b> <b>ADDRESS</b>	<b>WIDTH</b>	<b>START</b>	<b>DATA</b>	<b>DELAY</b>	<b>EOS</b>	<b>DESCRIPTION</b>
42 (2Ah)	R31 (1Fh)	1 bit	Bit 5	01h	0h	0b	HPOUT2_MUTE = 1
							$(delay = 0.5625ms)$
43 (2Bh)	R30 (1Eh)	6 bits	Bit 1	33h	0h	0b	LINEOUT2P_MUTE = 1
							LINEOUT2N_MUTE = 1
							LINEOUT1P MUTE = 1
							LINEOUT1N_MUTE = 1
							$(delay = 0.5625ms)$
44 (2Ch)	R96 (60h)	7 bits	Bit 1	00h	0h	0 <sub>b</sub>	HPOUT1R_DLY = 0
							HPOUT1R_OUTP = 0
							HPOUT1R_RMV_SHORT = 0
							HPOUT1L DLY = 0
							HPOUT1L OUTP = 0
							HPOUT1L_RMV_SHORT = 0
							$(delay = 0.5625ms)$
45 (2Dh)	R84 (54h)	2 bits	Bit 0	00h	0h	0b	$DCS$ _ENA_CHAN_0 = 0
							$DCS$ _ENA_CHAN_1 = 0
							$(delay = 0.5625ms)$
46 (2Eh)	R1 (01h)	2 bits	Bit 8	00h	0h	0b	HPOUT1R_ENA = 0
							HPOUT1L ENA = 0
							$(delay = 0.5625ms)$
47 (2Fh)	R76 (4Ch)	1 bit	<b>Bit 15</b>	00h	0h	0b	$CP$ $ENA = 0$
							$(delay = 0.5625ms)$
48 (30h)	R1 (01h)	2 bits	<b>Bit 12</b>	00h	0h	0b	SPKOUTL ENA = 0
							SPKOUTR ENA = 0
							$(delay = 0.5625ms)$
49 (31h)	R57 (39h)	6 bits	Bit 1	17h	0h	0b	BIAS $SRC = 1$
							STARTUP_BIAS_ENA = 1
							VMID BUF $ENA = 1$ VMID RAMP $[1:0] = 01b$
							$(delay = 0.5625ms)$
50 (32h)	R1 (01h)	3 bits	Bit 0	00h	Dh	0b	$BIAS$ $ENA = 0$
							$VMD\_SEL = 00b$
							$(delay = 512.5ms)$
51 (33h)	R1 (01h)	1 bit	<b>Bit 11</b>	00h	0h	0b	HPOUT2_ENA = 0
							$(delay = 0.5625ms)$
52 (34h)	R56 (38h)	2 bits	Bit 4	03h	0h	0b	LINEOUT2_DISCH = 1
							$LINEOUT1_DISCH = 1$
							$(delay = 0.5625ms)$
53 (35h)	R55 (37h)	1 bit	Bit 0	01h	0h	0b	$VROI = 1$
							$(delay = 0.5625ms)$
54 (36h)	R56 (38h)	1 bit	Bit 6	00h	0h	0b	HPOUT2_IN_ENA =0
							$(delay = 0.5625ms)$
55 (37h)	R3 (03h)	4 bits	<b>Bit 10</b>	00h	0h	0b	$LINEOUT2P_ENA = 0$
							LINEOUT2N $ENA = 0$
							LINEOUT1P $ENA = 0$
							LINEOUT1N_ENA = 0
							$(delay = 0.5625ms)$

This sequence takes approximately 522ms to run.





**Table 101 Generic Shut-Down Default Sequence**

# **POP SUPPRESSION CONTROL**

The WM8993 incorporates a number of features, including Wolfson's SilentSwitch™ technology, designed to suppress pops normally associated with Start-Up, Shut-Down or signal path control. To achieve maximum benefit from these features, careful attention is required to the sequence and timing of these controls. Note that, under the recommended usage conditions of the WM8993, these features will be configured by running the default Start-Up and Shut-Down sequences as described in the "Control Write Sequencer" section. In these cases, the user does not need to set these register fields directly.

The Pop Suppression controls relating to the Headphone / Line Output drivers are described in the "Output Signal Path" section.

Additional bias controls, also pre-programmed into Control Write Sequencer, are described in the "Reference Voltages and Master Bias" section.

### **DISABLED LINE OUTPUT CONTROL**

The line outputs are biased to VMID in normal operation. In order to avoid audible pops caused by a disabled signal path dropping to AGND, the WM8993 can maintain these connections at VMID when the relevant output stage is disabled. This is achieved by connecting a buffered VMID reference to the output. The buffered VMID reference is enabled by setting VMID BUF ENA. The output resistance can be either 1000Ω or 20kΩ, depending on the VROI register bit.



**Table 102 Disabled Line Output Control** 

## **LINE OUTPUT DISCHARGE CONTROL**

The line output paths can be actively discharged to AGND through internal resistors if desired. This is desirable at start-up in order to achieve a known output stage condition prior to enabling the soft-start VMID reference voltage. This is also desirable in shut-down to prevent the external connections from being affected by the internal circuits. The line outputs LINEOUT1P and LINEOUT1N are discharged to AGND by setting LINEOUT1 DISCH. The line outputs LINEOUT2P and LINEOUT2N are discharged to AGND by setting LINEOUT2\_DISCH.





**Table 103 Line Output Discharge Control** 

## **VMID REFERENCE DISCHARGE CONTROL**

The VMID reference can be actively discharged to AGND through internal resistors. This is desirable at start-up in order to achieve a known initial condition prior to enabling the soft-start VMID reference; this ensures maximum suppression of audible pops associated with start-up. VMID is discharged by setting VMID\_DISCH.



**Table 104 VMID Reference Discharge Control** 

## **INPUT VMID CLAMPS**

The analogue inputs can be clamped to Vmid using the INPUTS\_CLAMP bit described below. This allows pre-charging of the input AC coupling capacitors during power-up, avoiding long delays when using headphone bypass paths. Note that all eight inputs are clamped using the same control bit.



**Table 105 Input VMID Clamps** 



### **REFERENCE VOLTAGES AND MASTER BIAS**

This section describes the analogue reference voltage and bias current controls. It also describes the VMID soft-start circuit for pop suppressed start-up and shut-down. Note that, under the recommended usage conditions of the WM8993, these features will be configured by running the default Start-Up and Shut-Down sequences as described in the "Control Write Sequencer" section. In these cases, the user does not need to set these register fields directly.

The analogue circuits in the WM8993 require a mid-rail analogue reference voltage, VMID. This reference is generated from AVDD1 via a programmable resistor chain. Together with the external VMID decoupling capacitor, the programmable resistor chain results in a slow, normal or fast charging characteristic on VMID. This is controlled by VMID\_SEL[1:0], and can be used to optimise the reference for normal operation or low power standby as described in Table 106.

The analogue circuits in the WM8993 require a bias current. The normal bias current is enabled by setting BIAS\_ENA. Note that the normal bias current source requires VMID to be enabled also.



**Table 106 Reference Voltages and Master Bias Enable**

A pop-suppressed start-up requires VMID to be enabled smoothly, without the step change normally associated with the initial stage of the VMID capacitor charging. A pop-suppressed start-up also requires the analogue bias current to be enabled throughout the signal path prior to the VMID reference voltage being applied. The WM8993 incorporates pop-suppression circuits which address these requirements.

An alternate bias current source (Start-Up Bias) is provided for pop-free start-up; this is enabled by the STARTUP BIAS ENA register bit. The start-up bias is selected (in place of the normal bias) using the BIAS\_SRC bit. It is recommended that the start-up bias is used during start-up, before switching back to the higher quality, normal bias.

A soft-start circuit is provided in order to control the switch-on of the VMID reference. The soft-start control circuit offers two slew rates for enabling the VMID reference; these are selected and enabled by VMID\_RAMP. When the soft-start circuit is enabled prior to enabling VMID\_SEL, the reference voltage rises smoothly, without the step change that would otherwise occur. It is recommended that the soft-start circuit and the output signal path be enabled before VMID is enabled by VMID\_SEL.

A soft shut-down is provided, using the soft-start control circuit and the start-up bias current generator. The soft shut-down of VMID is achieved by setting VMID\_RAMP, STARTUP\_BIAS\_ENA and BIAS\_SRC to select the start-up bias current and soft-start circuit prior to setting VMID\_SEL=00.

The VMID soft-start register controls are defined in Table 107.





**Table 107 Soft Start Control** 

# **POWER MANAGEMENT**

The WM8993 has four control registers that allow users to select which functions are active. For minimum power consumption, unused functions should be disabled. To minimise pop or click noise, it is important to enable or disable functions in the correct order. See "Control Write Sequencer" for further details of recommended control sequences.













**Table 108 Power Management** 



The WM8993 includes Power-On Reset (POR) circuits, which are used to reset the digital logic into a default state after power up. The POR circuits derive their output from AVDD1, AVDD2 and DCVDD. The internal POR signal is asserted low when AVDD1, AVDD2 and DCVDD are all below minimum thresholds.

The specific behaviour of the circuit will vary, depending on relative timing of the supply voltages. Typical scenarios are illustrated in Figure 69 and Figure 70.



**Figure 69 Power On Reset timing – AVDD1/2 enabled first** 



**Figure 70 Power On Reset timing - DCVDD enabled first** 

The POR signal is undefined until AVDD1 or AVDD2 has exceeded the minimum threshold,  $V_{\text{pora on}}$ Once this threshold has been exceeded, POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Once AVDD1, AVDD2 and DCVDD have all



reached their respective power on thresholds, POR is released high, all registers are in their default state, and writes to the control interface may take place.

Note that a minimum power-on reset period, T<sub>POR</sub>, applies even if AVDD1, AVDD2 and DCVDD have zero rise time. (This specification is guaranteed by design rather than test.)

On power down, POR is asserted low when any of AVDD1, AVDD2 or DCVDD falls below their respective power-down thresholds.

Typical Power-On Reset parameters for the WM8993 are defined in Table 109.



**Table 109 Typical Power-On Reset parameters** 



## **QUICK START-UP AND SHUTDOWN**

The default control sequences (see "Control Write Sequencer") contain only the register writes necessary to enable or disable specific output drivers. It is therefore necessary to configure the signal path and gain settings before commanding any of the default start-up sequences.

This section describes minimum control sequences to configure the WM8993 for DAC to Headphone playback. Note that these sequences are provided for guidance only; application software should be verified and tailored to ensure optimum performance.

Table 110 describes an example control sequence to enable the direct DAC to Headphone path. This involves DAC enable, signal path configuration and mute control, together with the default "Headphone Cold Start-Up" sequence. Table 111 describes an example control sequence to disable the direct DAC to Headphone path. Note that these sequences are provided for guidance only; Application software should be verified and tailored to ensure optimum performance.



**Table 110 DAC to Headphone Direct Start-Up Sequence** 



**Table 111 DAC to Headphone Direct Shut-Down Sequence** 

In both cases, the WSEQ\_BUSY bit (in Register R74, see Table 93) will be set to 1 while the Control Write Sequence runs. When this bit returns to 0, the remaining steps of the sequence may be executed. Note that it is also possible to use GPIO or Interrupt functions to confirm the status of the Control Write Sequencer - see "General Purpose Input/Output".



# **SOFTWARE RESET AND DEVICE ID**

The device ID can be read back from register 0. Writing to this register will reset the device.

The software reset causes most control registers to be reset to their default state. Note that the Control Write Sequencer registers R12288 (3000h) through to R12799 (31FFh) are not affected by a software reset; the Control Sequences defined in these registers are retained unchanged.



**Table 112 Chip Reset and ID** 



# **THERMAL SHUTDOWN**

The WM8993 incorporates a temperature sensor which detects when the device temperature is within normal limits or if the device is approaching a hazardous temperature condition. The Temp OK flag can be polled at any time, or output directly on the GPIO1 pin, or may be used to generate Interrupt events.

The temperature sensor can be configured to automatically disable the audio outputs of the WM8993 in response to an overtemperature condition (approximately 150ºC).

The temperature sensor is enabled by setting the TSHUT\_ENA register bit. When the TSHUT\_OPDIS is also set, then a device over-temperature condition will cause the speaker outputs (SPKOUTL and SPKOUTR) of the WM8993 to be disabled; this response is likely to prevent any damage to the device attributable to the large currents of the output drivers.

Note that, to prevent pops and clicks, TSHUT\_ENA and TSHUT\_OPDIS should only be updated whilst the speaker and headphone outputs are disabled.



**Table 113 Thermal Shutdown** 



# **REGISTER MAP**























# **REGISTER BITS BY ADDRESS**



**Register 00h** Software Reset



**Register 01h** Power Management (1)





**Register 02h** Power Management (2)







**Register 03h** Power Management (3)







**Register 04h** Audio Interface (1)







**Register 05h** Audio Interface (2)







**Register 06h** Clocking 1



**Register 07h** Clocking 2



**Register 08h** ADCLRC Generation





**Register 09h** DACLRC Generation







**Register 0Ah** DAC CTRL



**Register 0Bh** Left DAC Digital Volume



**Register 0Ch** Right DAC Digital Volume







**Register 0Dh** Digital Side Tone



**Register 0Eh** ADC CTRL



**Register 0Fh** Left ADC Digital Volume





**Register 10h** Right ADC Digital Volume







**Register 12h** GPIO CTRL 1



**Register 13h** GPIO1 & GPIO2







**Register 14h** IRQ\_DEBOUNCE



**Register 15h** Input Mixer1







**Register 16h** GPIOCTRL 2



**Register 17h** GPIO\_POL




**Register 18h** Left Line Input 1&2 Volume



**Register 19h** Left Line Input 3&4 Volume







**Register 1Ah** Right Line Input 1&2 Volume



**Register 1Bh** Right Line Input 3&4 Volume



**Register 1Ch** Left Output Volume





**Register 1Dh** Right Output Volume



**Register 1Eh** Line Outputs Volume



**Register 1Fh** HPOUT2 Volume





**Register 20h** Left OPGA Volume



**Register 21h** Right OPGA Volume







**Register 22h** SPKMIXL Attenuation



**Register 23h** SPKMIXR Attenuation







**Register 24h** SPKOUT Mixers



**Register 25h** ClassD3



**Register 26h** Speaker Volume Left





**Register 27h** Speaker Volume Right



**Register 28h** Input Mixer2





**Register 29h** Input Mixer3



**Register 2Ah** Input Mixer4





**Register 2Bh** Input Mixer5



**Register 2Ch** Input Mixer6





**Register 2Dh** Output Mixer1







**Register 2Eh** Output Mixer2



**Register 2Fh** Output Mixer3





**Register 30h** Output Mixer4







**Register 31h** Output Mixer5



**Register 32h** Output Mixer6





**Register 33h** HPOUT2 Mixer



**Register 34h** Line Mixer1





**Register 35h** Line Mixer2







**Register 36h** Speaker Mixer



**Register 37h** Additional Control



**Register 38h** AntiPOP1





**Register 39h** AntiPOP2



**Register 3Ah** MICBIAS





**Register 3Ch** FLL Control 1



**Register 3Dh** FLL Control 2



**Register 3Eh** FLL Control 3



**Register 3Fh** FLL Control 4





**Register 40h** FLL Control 5







**Register 41h** Clocking 3



**Register 42h** Clocking 4



**Register 45h** Bus Control 1



**Register 46h** Write Sequencer 0





**Register 47h** Write Sequencer 1



**Register 48h** Write Sequencer 2



**Register 49h** Write Sequencer 3



**Register 4Ah** Write Sequencer 4



**Register 4Bh** Write Sequencer 5



**Register 4Ch** Charge Pump 1



**Register 51h** Class W 0





**Register 54h** DC Servo 0



**Register 55h** DC Servo 1





**Register 57h** DC Servo 3



**Register 58h** DC Servo Readback 0



**Register 59h** DC Servo Readback 1



**Register 5Ah** DC Servo Readback 2





**Register 60h** Analogue HP 0



**Register 62h** EQ1





**Register 63h** EQ2



**Register 64h** EQ3



**Register 65h** EQ4



**Register 66h** EQ5





**Register 67h** EQ6



**Register 68h** EQ7



**Register 69h** EQ8



**Register 6Ah** EQ9



**Register 6Bh** EQ10



**Register 6Ch** EQ11





**Register 6Dh** EQ12



**Register 6Eh** EQ13



**Register 6Fh** EQ14



**Register 70h** EQ15



**Register 71h** EQ16



**Register 72h** EQ17



**Register 73h** EQ18





**Register 74h** EQ19



**Register 75h** EQ20



**Register 76h** EQ21



**Register 77h** EQ22



**Register 78h** EQ23



**Register 79h** EQ24





**Register 7Ah** Digital Pulls







**Register 7Bh** DRC Control 1



**Register 7Ch** DRC Control 2





**Register 7Dh** DRC Control 3







**Register 7Eh** DRC Control 4



### **DIGITAL FILTER CHARACTERISTICS**



### **TERMINOLOGY**

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band)
- 2. Pass-band Ripple any variation of the frequency response in the pass-band region



### **ADC FILTER RESPONSES**







### **ADC HIGH PASS FILTER RESPONSES**



**Figure 73 ADC Digital High Pass Filter Frequency Response (48kHz, Hi-Fi Mode, ADC\_HPF\_CUT[1:0]=00)** 



**Figure 74 ADC Digital High Pass Filter Ripple (48kHz, Voice Mode, ADC\_HPF\_CUT=01, 10 and 11)** 



### **DAC FILTER RESPONSES**



**Figure 75 DAC Digital Filter Frequency Response; (Normal Mode); Sample Rate > 24kHz** 



**Figure 77 DAC Digital Filter Frequency Response; (Sloping Stopband Mode); Sample Rate <= 24kHz** 



**Figure 76 DAC Digital Filter Ripple (Normal Mode)** 



**Figure 78 DAC Digital Filter Ripple (Sloping Stopband Mode)**
# **DE-EMPHASIS FILTER RESPONSES**







**Figure 81 De-Emphasis Digital Filter Response (44.1kHz) Figure 82 De-Emphasis Error (44.1kHz)** 

















# **APPLICATIONS INFORMATION**

## **RECOMMENDED EXTERNAL COMPONENTS**

#### **AUDIO INPUT PATHS**

The WM8993 provides 8 analogue audio inputs. Each of these inputs is referenced to the internal DC reference, VMID. A DC blocking capacitor is required for each input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the input impedance of the input pin. The circuit is illustrated in Figure 85.





If the input impedance is known, and the cut-off frequency is known, then the minimum capacitor value may be derived easily. However, it can be seen from the representation in Figure 85 that the input impedance is not fixed in all applications but can vary with gain and boost amplifier settings.



The PGA input resistance for every gain setting is detailed in Table 114.



## Production Data **WM8993**



**Table 114 PGA Input Pin Resistance** 

The appropriate input capacitor may be selected using the PGA input resistance data provided in Table 114, depending on the required PGA gain setting(s).

The choice of capacitor for a 20Hz cut-off frequency is shown in Table 115 for a selection of typical input impedance conditions.



**Table 115 Audio Input DC Blocking Capacitors** 

Using the figures in Table 115, it follows that a 1µF capacitance for all input connections will give good results in most cases. Tantalum electrolytic capacitors are particularly suitable as they offer high stability in a small package size.

Ceramic equivalents are a cost effective alternative to the superior tantalum packages, but care must be taken to ensure the desired capacitance is maintained at the AVDD1 operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

A single capacitor is required for a line input or single-ended microphone connection. In the case of a differential microphone connection, a DC blocking capacitor is required on both input pins.



#### **HEADPHONE OUTPUT PATH**

The headphone output on WM8993 is ground referenced and therefore does not require the large, expensive capacitors necessary for VMID reference solutions. For best audio performance, it is recommended to connect a zobel network to the audio output pins. This network should comprise of a 100nF capacitor and 20ohm resistor in series with each other (see "Analogue Outputs" section). These components have the effect of dampening high frequency oscillations or instabilities that can arise outside the audio band under certain conditions. Possible sources of these instabilities include the inductive load of a headphone coil or an active load in the form of an external line amplifier.

### **EARPIECE DRIVER OUTPUT PATH**

The earpiece driver on HPOUT2P and HPOUTN is designed as a 32ohm BTL speaker driver. The outputs are referenced to the internal DC reference VMID, but direct connection to the speaker is possible because of the BTL configuration. There is no requirement for DC blocking capacitors.

#### **LINE OUTPUT PATHS**

The WM8993 provides four line outputs (LINEOUT1P, LINEOUT1N, LINEOUT2P and LINEOUT2N). Each of these outputs is referenced to the internal DC reference, VMID. In any the case where a line output is used in a single-ended configuration (i.e. referenced to AGND), a DC blocking capacitor will be required in order to remove the DC bias. In the case where a pair of line outputs is configured as a BTL differential pair, then the DC blocking capacitor should be omitted.

The choice of capacitor is determined from the filter that is formed between the capacitor and the load impedance – see Figure 86.



 $Fc =$  high pass 3dB cut-off frequency

**Figure 86 Line Output Path Components** 



**Table 116 Line Output Frequency Cut-Off** 

Using the figures in Table 116, it follows that that a 1µF capacitance would be a suitable choice for a line load. Tantalum electrolytic capacitors are again particularly suitable but ceramic equivalents are a cost effective alternative. Care must be taken to ensure the desired capacitance is maintained at the appropriate operating voltage.



#### **POWER SUPPLY DECOUPLING**

Electrical coupling exists particularly in digital logic systems where switching in one sub-system causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations (or 'spikes') in the power supply voltage can cause malfunctions and unintentional behavior in other components. A decoupling (or 'bypass') capacitor can be used as an energy storage component which will provide power to the decoupled circuit for the duration of these power supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power supply regulation method. In audio components such as the WM8993, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling (or 'bypass') capacitor can be used to filter these effects, by presenting the ripple voltage with a low impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.



The recommended power supply decoupling capacitors for WM8993 are listed below in Table 117.

**Table 117 Power Supply Decoupling Capacitors** 

Note: 0.1µF is required with 4.7µF a guide to the total required power rail capacitance, including that at the regulator output.

All decoupling capacitors should be placed as close as possible to the WM8993 device. The connection between AGND, the AVDD1 decoupling capacitor and the main system ground should be made at a single point as close as possible to the AGND ball of the WM8993.

The VMID capacitor is not, technically, a decoupling capacitor. However, it does serve a similar purpose in filtering noise on the VMID reference. The connection between AGND, the VMID decoupling capacitor and the main system ground should be made at a single point as close as possible to the AGND ball of the WM8993.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X5R is recommended.



#### **CHARGE PUMP COMPONENTS**

A fly-back capacitor is required between the CPCA and CPCB pins. The required capacitance is 2.2uF at 2V.

A decoupling capacitor is required on CPVOUTP and CPVOUTN; the recommended value is 2.2µF at 2V.

The positioning of the Charge Pump capacitors is important, particularly the fly-back capacitor. These capacitors should be placed as close as possible to the WM8994.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X5R is recommended.

#### **MICROPHONE BIAS CIRCUIT**

The WM8993 is designed to interface easily with up to four microphones. These may be connected in single-ended or differential configurations. The single-ended method allows greater capability for the connection of multiple audio sources simultaneously, whilst the differential method provides better performance due to its rejection of common-mode noise.

In either configuration, the microphone requires a bias current (electret condenser microphones) or voltage supply (silicon microphones), which can be provided by MICBIAS1 or MICBIAS2. These are generated by identical output-compensated amplifiers, which require an external capacitor in order to guarantee accuracy and stability. The recommended capacitance is 4.7µF, although it may be possible to reduce this to 1µF if the analogue supply (AVDD1) is not too noisy. A ceramic type is a suitable choice here, providing that care is taken to choose a component that exhibits this capacitance at the intended MICBIAS voltage.

Note that the MICBIAS voltage may be adjusted using register control to suit the requirements of the microphone. Also note the WM8993 supports a maximum current of 2.4mA per MICBIAS pin. If more than one microphone is connected to a single MICBIAS pin, the combined current of these must not exceed 2.4mA.

A current-limiting resistor is also required when using an electret condenser microphone (ECM). The resistance should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the WM8993 is not exceeded. Wolfson recommends a 2.2kΩ current limiting resistor as it provides compatibility with a wide range of microphone models.

Figure 87 illustrates the recommended single-ended and differential microphone connections for the WM8993.



**Figure 87 Single-Ended and Differential Microphone Connections** 



#### **CLASS D SPEAKER CONNECTIONS**

The WM8993 incorporates two Class D/AB 1W speaker drivers. By default, the speaker drivers operate in Class D mode, which offers high amplifier efficiency at large signal levels. As the Class D output is a pulse width modulated signal, the choice of speakers and tracking of signals is critical for ensuring good performance and reducing EMI in this mode.

The efficiency of the speaker drivers is affected by the series resistance between the WM8993 and the speaker (e.g. PCB track loss and inductor ESR) as shown in Figure 88. This resistance should be as low as possible to maximise efficiency.



Losses due to resistance between WM8993 and speaker (e.g. inductor ESR) This resistance must be minimised in order to maximise efficiency.

**Figure 88 Speaker Connection Losses** 

The Class D output requires external filtering in order to recreate the audio signal. This may be implemented using a  $2<sup>hd</sup>$  order LC or 1<sup>st</sup> order RC filter, or else may be achieved by using a loudspeaker whose internal inductance provides the required filter response. An LC or RC filter should be used if the loudspeaker characteristics are unknown or unsuitable, or if the length of the loudspeaker connection is likely to lead to EMI problems.

In applications where it is necessary to provide Class D filter components, a  $2<sup>nd</sup>$  order LC filter is the recommended solution as it provides more attenuation at higher frequencies and minimises power dissipated in the filter when compared to a first order RC filter (lower ESR). This maximises both rejection of unwanted switching frequencies and overall speaker efficiency. A suitable implementation is illustrated in Figure 89.



**Figure 89 Class D Output Filter Components** 



A simple equivalent circuit of a loudspeaker consists of a serially connected resistor and inductor, as shown in Figure 90. This circuit provides a low pass filter for the speaker output. If the loudspeaker characteristics are suitable, then the loudspeaker itself can be used in place of the filter components described earlier. This is known as 'filterless' operation.



#### **Figure 90 Speaker Equivalent Circuit for Filterless Operation**

For filterless Class D operation, it is important to ensure that a speaker with suitable inductance is chosen. For example, if we know the speaker impedance is  $8\Omega$  and the desired cut-off frequency is 20kHz, then the optimum speaker inductance may be calculated as:

$$
L = \frac{R}{2 \pi Fc} = \frac{8\Omega}{2 \pi * 20kHz} = 64\mu H
$$

8Ω loudspeakers typically have an inductance in the range 20µH to 100µH, however, it should be noted that a loudspeaker inductance will not be constant across the relevant frequencies for Class D operation (up to and beyond the Class D switching frequency). Care should be taken to ensure that the cut-off frequency of the loudspeaker's filtering is low enough to suppress the high frequency energy of the Class D switching and, in so doing, to prevent speaker damage. The Class D outputs of the WM8993 operate at much higher frequencies than is recommended for most speakers and it must be ensured that the cut-off frequency is low enough to protect the speaker.



#### **RECOMMENDED EXTERNAL COMPONENTS DIAGRAM**

Figure 91 and Figure 92 below provide a summary of recommended external components for WM8993. Note that these diagrams do not include any components that are specific to the end application e.g. they do not include filtering on the speaker outputs (assume filterless class D operation), RF decoupling, or RF filtering for pins which connect to the external world i.e. headphone or speaker outputs.



**Figure 91 Recommended External Components Diagram – 1W Stereo Mode** 





**Figure 92 Recommended External Components Diagram – 2W Mono Mode** 



## **PCB LAYOUT CONSIDERATIONS**

Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce and resistive voltage losses. All external components should be placed as close to the WM8993 device as possible, with current loop areas kept as small as possible. Specific factors relating to Class D loudspeaker connection are detailed below.

#### **CLASS D LOUDSPEAKER CONNECTION**

Long, exposed PCB tracks or connection wires will emit EMI. The distance between the WM8993 and the loudspeaker should therefore be kept as short as possible. Where speakers are connected to the PCB via a cable form, it is recommended that a shielded twisted pair cable is used. The shield should be connected to the main system, with care taken to ensure ground loops are avoided.

Further reduction in EMI can be achieved using PCB ground (or VDD) planes and also by using passive LC components to filter the Class D switching waveform. When passive filtering is used, low ESR components should be chosen in order to minimise the series resistance between the WM8993 and the speaker, maximising the power efficiency.

LC passive filtering will usually be effective at reducing EMI at frequencies up to around 30MHz. To reduce emissions at higher frequencies, ferrite beads can also be used. These should be positioned as close to the device as possible.

These techniques for EMI reduction are illustrated in Figure 93.



**Figure 93 EMI Reduction Techniques** 



# **PACKAGE DIMENSIONS**





NOTES:<br>1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.<br>2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1' AND BACKSIDE COATING.<br>3. A1 CORNER IS IDENTIFIED BY INK/LASER MARK ON



# **IMPORTANT NOTICE**

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

## **ADDRESS:**

Wolfson Microelectronics plc 26 Westfield Road Edinburgh EH11 2QB United Kingdom

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com

