

June 2009

FPF1015/6/7/8

IntelliMAX™ 1V Rated Advanced Load Management Products

Features

- 0.8 to 1.8V Input Voltage Range
- Typical $R_{DS(ON)} = 34m\Omega @ V_{ON} V_{IN} = 2.0V$
- Output Discharge Function
- Internal Pull down at ON Pin
- Accurate Slew Rate Controlled Turn-on time
- Low < 1µA Quiescent Current
- ESD Protected, above 8000V HBM, 2000V CDM
- RoHS Compliant
- Free from Halogenated Compounds and Antimony Oxides

Applications

- PDAs
- Cell Phones
- GPS Devices
- MP3 Players
- Digital Cameras
- Notebook Computers


General Description

The FPF1015/6/7/8 series is an IntelliMAX advanced slew rate loadswitch offering a very low operating voltage. These devices consist of a $34m\Omega$ N-channel MOSFET that supports an input voltage up to 2.0V. These slew rate devices control the switch turn-on and prevent excessive in-rush current from the supply rails. The input voltage range operates from 0.8V to 1.8V to fulfill today's lowest Ultraportable Device's supply requirements. Switch control is via a logic input (ON) capable of interfacing directly with low voltage control signals.


The FPF1016 and FPF1018 have an On-Chip pull down allowing for quick and controlled output discharge when switch is turned off. The FPF1015/6/7/8 series is available in a space-saving 2X2 MLP-6L package.








BOTTOM




Typical Application Circuit




Ordering Information

Part	Switch	Turn-on Time	Output Discharge	ON Pin Activity	Package
FPF1015	34mΩ, NMOS	43us	NA	Active HI	MLP 2x2
FPF1016	34mΩ, NMOS	43us	60Ω	Active HI	MLP 2x2
FPF1017	34mΩ, NMOS	165us	NA	Active HI	MLP 2x2
FPF1018	34mΩ, NMOS	165us	60Ω	Active HI	MLP 2x2

Functional Block Diagram



Pin Configuration



Pin Description

Pin	Name	Function
1	ON	ON/OFF Control Input, 2nd Supply
2, 3	V _{IN}	Supply Input: Input to the power switch
4, 5	V _{OUT}	Switch Output.
6	GND	Ground

Absolute Maximum Ratings

Parameter	Min	Max	Unit	
V _{IN} , V _{OUT} to GND	-0.3	2	V	
V _{ON} to GND	-0.3	4.2	V	
Maximum Continuous Switch Current		1.5	А	
Power Dissipation @ T _A = 25°C (Note 1)		1.2	W	
Operating Temperature Range	-40	85	°C	
Storage Temperature	-65	150	°C	
Thermal Resistance, Junction to Ambient		86	°C/W	
Electrostatic Discharge Protection	НВМ	8000		V
Electrostatic Discharge Protection	CDM	2000		V

Recommended Operating Range

Parameter	Min	Max	Unit
V _{IN}	0.8	1.8	V
Ambient Operating Temperature, T _A	-40	85	°C


Note 1: Package power dissipation on 1square inch pad, 2 oz. copper board

Electrical Characteristics

 V_{IN} = 0.8 to 1.8V, T_A = -40 to +85°C unless otherwise noted. Typical values are at V_{IN} = 1.8V and T_A = 25°C.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Basic Operation							
Operating Voltage	V _{IN}		8.0		1.8	V	
ON in and Valle and	V _{ON(MIN)}	V _{IN} = 0.8V	1.8	2.8	4.0	V	
ON input Voltage	V _{ON(MAX)}	V _{IN} = 1.8V(Note2)	2.8	3.8	4.0	V	
Operating Current	I _{CC}	V _{IN} = 1V, V _{ON} = 3.3V, V _{OUT} = Open			1	μΑ	
Quiescent Current	IQ	V _{IN} = 1V, V _{ON} = V _{OUT} = Open			2	μA	
Off Switch Current	I _{SWOFF}	V_{IN} = 1.8V, V_{ON} = GND, V_{OUT} = GND			2	μA	
On-Resistance		V _{IN} = 1V, V _{ON} = 3V, I _{LOAD} = 1A, T _A = 25°C		34	45	mΩ	
On-Resistance	R _{ON}	V _{IN} = 1V, V _{ON} = 2.3V, I _{LOAD} = 1A, T _A = 25°C		41	55		
Output Pull Down Resistance	R _{PD}	V_{IN} = 1V, V_{ON} = 0V, T_{A} = 25°C, I_{LOAD} = 1mA, FPF1016, FPF1018		60	120	Ω	
	V	V_{IN} = 0.8V, R_{LOAD} = 1K Ω			0.3	- V	
ON Input Logic Low Voltage	V _{IL}	V_{IN} = 1.8V, R_{LOAD} = 1K Ω			0.8		
ON Input Leakage		V _{ON} = V _{IN} or GND	-1		1	μA	
Dynamic ($V_{IN} = 1.0V, V_{ON} = 3$.0V, T _A = 25°	C)					
	T _R	FPF1015, FPF1016, R_L = 500Ω, C_L = 0.1μF		28		- μs	
V Pico Timo		FPF1017, FPF1018, R_L = 500Ω, C_L = 0.1μF		114			
V _{OUT} Rise Time		FPF1015, FPF1016, R_L = 3.3Ω, C_L = 10μF		38			
		FPF1017, FPF1018, R_L = 3.3Ω, C_L = 10μF		155			
	T _{ON}	FPF1015, FPF1016, R_L = 500Ω, C_L = 0.1μF		43			
Turn ON		FPF1017, FPF1018, $R_L = 500Ω$, $C_L = 0.1μF$		165		- μs	
Turri ON		FPF1015, FPF1016, R_L = 3.3Ω, C_L = 10μF		58			
		FPF1017, FPF1018, R_L = 3.3Ω, C_L = 10μF		228			
	T _F	FPF1015, FPF1017, $R_L = 500Ω$, $C_L = 0.1μF$		105			
V Fall Time		FPF1016, FPF1018, R_{PD} = 60Ω, R_{L} = 500Ω, C_{L} = 0.1μF		15			
V _{OUT} Fall Time		FPF1015, FPF1017, R_L = 3.3Ω, C_L = 10μF		80		μs	
		FPF1016, FPF1018 R_{PD} = 60Ω, R_{L} = 3.3Ω, C_{L} = 10μF		74			
	T _{OFF}	FPF1015, FPF1017, R_L = 500Ω, C_L = 0.1μF		150			
Turn Off		FPF1016, FPF1018 R_{PD} = 60Ω, R_{L} = 500Ω, C_{L} = 0.1μF		53			
Turn Off		FPF1015, FPF1017, R_L = 3.3Ω, C_L = 10μF		102		μs	
		FPF1016, FPF1018 R_{PD} = 60Ω, R_{L} = 3.3Ω, C_{L} = 10μF		96			

Note 2: V_{ON(MAX)} is limited by the absolute rating.






Figure 2. Quiescent Current vs. Temperature




Figure 3. Operating Current vs. Temperature





Figure 4. Off Switch Current vs. Temperature









Figure 6. R_{ON} vs. V_{ON} - V_{IN}












Figure 10. T_{ON}/T_{OFF} vs. Temperature




Figure 11. FPF1015 / 16 Turn ON response




Figure 12. FPF1015 / 16 Turn ON response




Figure 13. FPF1017 / 18 Turn On response




Figure 14. FPF1017 / 18 Turn On response




Figure 15. FPF1015 / 17 Turn OFF response




Figure 16. FPF105 / 17 Turn OFF response




Figure 17. FPF1016 / 18 Turn OFF response




Figure 18. FPF1016 / 18 Turn OFF response




Figure 19. FPF1016 / 18 Output Pull Down response

Description of Operation


The FPF1015/6/7/8 are low $R_{DS(ON)}$ N-Channel load switches with controlled turn-on. The core of each device is a $34m\Omega$ (V $_{IN}$ = 1V, V $_{ON}$ = 3V) N-Channel MOSFET and is customized for a low input operating range of 0.8 to 1.8V. The ON pin controls the state of the switch.

The FPF1016 and FPF1018 contain a $60\Omega(typ)$ on-chip resistor which is connected internally from V_{OUT} to GND for quick output discharge when the switch is turned off.

On/Off Control

The ON pin is active high and it controls the state of the switch. Applying a continuous high signal will hold the switch in the ON state. In order to minimize the switch on resistance, the ON pin voltage should exceed the input voltage by 2V. This device is compatible with a GPIO (General Purpose Input/Output) port, where the logic voltage level can be configured to $4V \geq V_{ON} \geq V_{IN} + 2V$ and power consumed is less than $1\mu A$ in steady state.


Timing Diagram



 $\begin{array}{lll} td_{ON} &=& Delay \ On \ Time \\ t_{R} &=& V_{OUT} \ Rise \ Time \\ t_{ON} &=& Tum \ On \ Time \\ td_{OFF} &=& Delay \ Off \ Time \\ t_{F} &=& V_{OUT} \ Fall \ Time \\ t_{OFF} &=& Tum \ Off \ Time \\ \end{array}$

Application Information

Typical Application



Input Capacitor

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns-on, a capacitor must be placed between $V_{\rm IN}$ and GND. For minimized voltage drop, especially when the operating voltage approaches 1V and a fast slew rate part (FPF1015 and FPF1016) is selected, a $10\mu F$ ceramic capacitor should be placed close to the $V_{\rm IN}$ pins. Higher values of $C_{\rm IN}$ can be used to further reduce the voltage drop during higher current modes of operation.

Output Capacitor

A 0.1 μ F capacitor, C_L, should be placed between V_{OUT} and GND. This capacitor will prevent parasitic board inductance from forcing V_{OUT} below GND when the switch turns-off. If the application has a capacitive load, the FPF1016 and FPF1018 can be used to discharged that load through an on-chip output discharge path.

Board Layout

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces or large copper planes for all pins $(V_{IN},\ V_{OUT},\ ON$ and GND) will help minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

Improving Thermal Performance

An improper layout could result in higher junction temperature. This concern applies when the current is at its continuous maximum value and is then switched into a large capacitive load that introduces a large transient current. Since the FPF1015/6/7/8 does not have thermal shutdown capability, a proper layout is essential to improving power dissipation of the switch in transient events and prevents the switch from exceeding the maximum absolute power dissipation of 1.2W.

The following techniques have been identified to improve the thermal performance of this family of devices. These techniques are listed in order of the significance of their impact.

- 1. Thermal performance of the load switch can be improved by connecting pin7 of the DAP (Die Attach Pad) to the GND plane of the PCB.
- 2. Embedding two exposed through-hole vias into the DAP (pin7) provides a path for heat to transfer to the back GND plane of the PCB. A drill size of Round, 14 mils (0.35mm) with 1-ounce copper plating is recommended to result in appropriate solder reflow. A smaller size hole prevents the solder from penetrating into the via, resulting in device lift-up. Similarly, a larger via-hole consumes excessive solder, and may result in voiding of the DAP.




Figure 19: Two through hole open vias embedded in DAP

3. The V_{IN} , V_{OUT} and GND pins will dissipate most of the heat generated during a high load current condition. The layout suggested in Figure 20 provides each pin with adequate copper so that heat may be transferred as efficiently as possible out of the device. The ON pin trace may be laid-out diagonally from the device to maximize the area available to the ground pad. Placing the input and output capacitors as close to the device as possible also contributes to heat dissipation, particularly during high load currents.




Figure 20: Proper layout of output, input and ground copper area

Demo Board Layout

FPF1015/6/7/8 Demo board has the components and circuitry to demonstrate FPF1015/6/7/8 load switches functions. Thermal performance of the board is improved using a few techniques recommended in the layout recommendations section of datasheet.







Figure 21. FPF1015/6/7/8 Demo board TOP, SST, ASTOP and DRL layers


Dimensional Outline and Pad Layout







RECOMMENDED LAND PATTERN



BOTTOM VIEW

NOTES:

- A. OUTLINE BASED ON JEDEC REGISTRATION MO-229, VARIATION VCCC.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LANDPATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY
- D. DRAWING FILENAME: MKT-UMLP06Erev1





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ FPS™
Auto-SPM™ F-PFS™
Build it Now™ FRFET®

CorePUS™ Global Power Resource Green FPS™

CROSSVOL T^{IM} Green FPSTM e-SeriesTM CTL^{TM} GraxTM

Current Transfer Logic™

EcoSPARK®

IntelliMAX™

EfficentMax™

EZSWITCH™*

MegaBuck™

MICROCOUPLER™

MICROCOUPLER™

MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Fairchild® Motion-SPM™
FACT Quiet Series™ OPTOLOGIC®

FACT® OPTOPLANAR® FAST® FastvCore™

 $\begin{array}{ll} \mathsf{FETBench^{\mathsf{TM}}} & \mathsf{PDP} \; \mathsf{SPM^{\mathsf{TM}}} \\ \mathsf{FlashWriter}^{\otimes \mathsf{s}} & \mathsf{Power\text{-}SPM^{\mathsf{TM}}} \end{array}$

PowerTrench[®]
PowerXS[™]

Programmable Active Droop™

QFET[®]
QS[™]
Quiet Series[™]
RapidConfigure[™]

Saving our world, 1mW/W/kW at a time™

Saving our world, 1mW/W/kW at a time™ SmartMax™ SMART START™

SPM®
STEALTH™
SUPERSOT™-3
SUPERSOT™-3
SUPERSOT™-8
SUPERMOS™
SyncFET™
Sync-Lock™
SYSTEM®*

the Mer' franchise
TinyBoost™
TinyBuck™
TinyCalc™
TinyLogic®
TiNYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TriFault Detect™
TRUECURRENT™*

The Power Franchise®

µSerDes™
SerDes
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Sommion of Tormo					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. I41