## FAIRCHILD

SEMICONDUCTOR

# 74AC163 • 74ACT163 Synchronous Presettable Binary Counter

### **General Description**

The AC/ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

November 1988 Revised February 2000 74AC163 • 74ACT163 Synchronous Presettable Binary Counter

## Features


- I<sub>CC</sub> reduced by 50%
- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- ACT163 has TTL-compatible inputs

## **Ordering Code:**

Order Number	Package Number	Package Description
74AC163SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74AC163SJ	M16D	16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide
74AC163MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC163PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT163SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74ACT163SJ	M16D	16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT163MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT163PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Connection Diagram**



### Pin Descriptions

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
SR	Synchronous Reset Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PE	Parallel Enable Input
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs
тс	Terminal Count Output



#### Mode Select Table

	SR	PE	CET	CEP	Action on the Rising
					Clock Edge (_/-)
	L	Х	Х	Х	Reset (Clear)
	н	L	Х	Х	Load $(P_n \rightarrow Q_n)$ Count (Increment)
	н	н	н	н	Count (Increment)
	н	н	L	Х	No Change (Hold)
	н	н	Х	L	No Change (Hold)
H	I = HIGH	Voltage L	evel		•

L = LOW Voltage Level

X = Immaterial

#### **Functional Description**


The AC/ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs-Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (P<sub>n</sub>) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The AC/ACT163 uses D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to  $\overline{\text{TC}}$  delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations: Count Enable = CEP • CET •  $\overline{PE}$ TC = Q<sub>0</sub> • Q<sub>1</sub> • Q<sub>2</sub> • Q<sub>3</sub> • CET



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions	-
DC Input Diode Current (I <sub>IK</sub> )		Supply Voltage (V <sub>CC</sub> )	
$V_{I} = -0.5V$	–20 mA	AC	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACT	4.5V to 5.5V
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
DC Output Diode Current (I <sub>OK</sub> )		Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate (ΔV/Δt)	
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$	AC Devices	
DC Output Source		$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
or Sink Current (I <sub>O</sub> )	±50 mA	V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	125 mV/ns
DC V <sub>CC</sub> or Ground Current		Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	ACT Devices	
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	V <sub>IN</sub> from 0.8V to 2.0V	
Junction Temperature (T <sub>J</sub> )		V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
PDIP	140°C	Note 1: Absolute maximum ratings are those value to the device may occur. The databook specificati out exception, to ensure that the system design supply, temperature, and output/input loading vari	ions should be met, with- is reliable over its power ables. Fairchild does not

**Recommended Operating** 

recommend operation of circuits outside databook specifications.

# **DC Electrical Characteristics for AC**

Symbol	Parameter	Vcc	<b>TA</b> = -	⊦25°C	$T_A = -40^\circ C$ to $+85^\circ C$	Units	Conditions
Symbol	i arameter	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		I <sub>OH</sub> = -12 mA
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		I <sub>OL</sub> = 12 mA
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub> (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$
(Note 4)	Supply Current						or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I\_{IN} and I\_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V\_{CC}.

Symbol	Parameter	v <sub>cc</sub>	<b>T</b> <sub>A</sub> = -	+25°C	$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 5)	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	504	
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 5)	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
	I <sub>CC</sub> /Input							
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 6)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
	Supply Current						or GND	

Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

## AC Electrical Characteristics for AC

		V <sub>cc</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	Units		
Symbol	Parameter	(V)		$C_L = 50 \ pF$		$C_L = 50 \ pF$			
		(Note 7)	Min	Тур	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock	3.3	70	95		60		MHz	
	Frequency	5.0	110	140		95			
t <sub>PLH</sub>	Propagation Delay, CP to Q <sub>n</sub>	3.3	2.0	7.5	12.5	1.5	13.5		
	(PE Input HIGH or LOW)	5.0	1.5	5.5	9.0	1.0	9.5	ns	
t <sub>PHL</sub>	Propagation Delay, CP to Q <sub>n</sub>	3.3	1.5	8.5	12.0	1.5	13.0		
	(PE Input HIGH or LOW)	5.0	1.5	6.0	9.5	1.5	10.0	ns	
t <sub>PLH</sub>	Propagation Delay	3.3	3.0	9.5	15.0	2.5	16.5	5	
	CP to TC	5.0	2.0	7.0	10.5	1.5	11.5	ns	
t <sub>PHL</sub>	Propagation Delay	3.3	3.5	11.0	14.0	2.5	15.5		
	CP to TC	5.0	2.0	8.0	11.0	2.0	11.5	ns	
t <sub>PLH</sub>	Propagation Delay	3.3	2.0	7.5	9.5	1.5	11.0		
	CET to TC	5.0	1.5	5.5	6.5	1.0	7.5	ns	
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	8.5	11.0	2.0	12.5		
	CET to TC	5.0	2.0	6.0	8.5	1.5	9.5	ns	

Note 7: Voltage Range 3.3 is 3.3V ±0.3V

Voltage Range 5.0 is 5.0V ±0.5V

		V <sub>cc</sub>	T <sub>A</sub> =	+25°C	$\textbf{T}_{\textbf{A}} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$	Units	
Symbol	Parameter	(V)	<b>C</b> <sub>L</sub> =	50 pF	$C_L = 50 \ pF$		
		(Note 8)	Тур	Guar	anteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	5.5	13.5	16.0		
	P <sub>n</sub> to CP	5.0	4.0	8.5	10.5	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-7.0	-1.0	-0.5	ns	
	P <sub>n</sub> to CP	5.0	-5.0	0	0		
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	5.5	14.0	16.5	ns	
	SR to CP	5.0	4.0	9.5	11.0		
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-7.5	-1.0	-0.5	ns	
	SR to CP	5.0	-5.5	-0.5	0		
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	5.5	11.5	14.0	ns	
	PE to CP	5.0	4.0	7.5	8.5		
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-7.5	-1.0	-0.5		
	PE to CP	5.0	-5.0	-0.5	0	ns	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	3.5	6.0	7.0		
	CEP or CET to CP	5.0	2.5	4.5	5.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-4.5	0	0		
	CEP or CET to CP	5.0	-3.0	0	0.5	ns	
t <sub>W</sub>	Clock Pulse Width (Load)	3.3	3.0	3.5	4.0		
	HIGH or LOW	5.0	2.0	2.5	3.0	ns	
t <sub>W</sub>	Clock Pulse Width (Count)	3.3	3.0	4.0	4.5		
	HIGH or LOW	5.0	2.0	3.0	3.5	ns	

Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V


# AC Electrical Characteristics for ACT


	Parameter	V <sub>cc</sub>		$\textbf{T_A}=+\textbf{25}^{\circ}\textbf{C}$		$T_A = -40^\circ$	Units	
Symbol		(V)		$C_L = 50 \ pF$		$C_L = 50 \text{ pF}$		
		(Note 9)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	120	140		105		MHz
t <sub>PLH</sub>	Propagation Delay, CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns
t <sub>PHL</sub>	Propagation Delay, CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns
t <sub>PHL</sub>	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns
t <sub>PLH</sub>	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns


Note 9: Voltage Range 5.0 is  $5.0V\pm0.5V$ 


Symbol		v	сс	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF				$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$	
	Parameter	()	/)					$C_L = 50 \ pF$	Units
		(Not	e 10)	Ту	D	G	Guara	nteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW		0	4	<b>.</b>	10.0		12.0	
	P <sub>n</sub> to CP	5.	.0	4.	J	10.0		12.0	ns
н	Hold Time, HIGH or LOW	5	0	E	0	0.5		0.5	20
	P <sub>n</sub> to CP	5.	.0	-5	0	0.5		0.5	ns
s	Setup Time, HIGH or LOW	5	.0	4.0	<b>`</b>	10.0		11.5	20
	SR to CP	5.	.0	4.0	)	10.0		11.5	ns
н	Hold Time, HIGH or LOW	-	0	F	5	0.5		0.5	
	SR to CP	5.	.0	-5.	5	-0.5		-0.5	ns
s	Setup Time, HIGH or LOW		0	4	4.0 8.5			10.5	
	PE to CP	5	.0	4.0	,	8.5		10.5	ns
н	Hold Time, HIGH or LOW		0	~	5	0.5		0	
	PE to CP	5	.0	-5	5	-0.5		0	ns
S	Setup Time, HIGH or LOW		0	2.5		5.5		6.5	20
	CEP or CET to CP	5	5.0		2.0			6.5	ns
н	Hold Time, HIGH or LOW		.0	-3.	0	0		0.5	20
	CEP or CET to CP	5.	.0	-3.	0	0		0.5	ns
w	Clock Pulse Width (Load)	5	.0	2.0		3.5		3.5	ns
	HIGH or LOW	5.	.0	2.0	,	5.5		5.5	115
w	Clock Pulse Width	5	5.0 2.0		<b>`</b>	3.5	3.5	ns	
	(Count) HIGH or LOW	5.			.0 3.5		0.0		115
Capaci			Ту	p	U	Inits		Conditions	
C <sub>IN</sub>	Input Capacitance		4.5		-	pF	V <sub>CC</sub> = OPEN		
C <sub>PD</sub>	Power Dissipation Capacitance	e	45.			pF	$V_{CC} = 5.0V$		

74AC163 • 74ACT163









74AC163 • 74ACT163 Synchronous Presettable Binary Counter