

August 1999 Revised May 2005

74ACT16373

16-Bit Transparent Latch with 3-STATE Outputs

General Description

The ACT16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

Features


- Separate control logic for each byte
- 16-bit version of the ACT373
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description				
74ACT16373SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ACT16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌE _n	Output Enable Input (Active Low)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The ACT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the $\mathbf{D}_{\mathbf{n}}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of $\rm LE_n$. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	(Previous)


	Inputs		Outputs
LE ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	(Previous)

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = High Impedance

Previous = previous output prior to HIGH-to-LOW transition of LE

Logic Diagrams





Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

 $\begin{aligned} &V_O = -0.5V &-20 \text{ mA} \\ &V_O = V_{CC} + 0.5V &+20 \text{ mA} \end{aligned}$

 $\begin{array}{lll} \mbox{DC Output Voltage (V$_O$)} & -0.5\mbox{V to V$_{CC}$} + 0.5\mbox{V} \\ \mbox{DC Output Source/Sink Current (I$_O$)} & +50\mbox{ mA} \\ \mbox{DC V$_{CC}$ or Ground Current} & +50\mbox{ mA} \\ \end{array}$

per Output Pin

Junction Temperature +140 °C Storage Temperature -65 °C to+150 °C

Recommended Operating Conditions

 $\begin{array}{lll} \text{Supply Voltage (V}_{\text{CC}}) & 4.5 \text{V to } 5.5 \text{V} \\ \text{Input Voltage (V}_{\text{I}}) & 0 \text{V to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & 0 \text{V to V}_{\text{CC}} \end{array}$

Operating Temperature (T_A) -40° C to $+85^{\circ}$ C Minimum Input Edge Rate (Δ V/ Δ t) 125 mV/ns

 V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
		(V)	Typ Gu		aranteed Limits			
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} - 0.1V	
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} - 0.1V	
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I 50 A	
	Output Voltage	5.5	5.49	5.4	5.4	V	I _{OUT} = -50 μA	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	Ι _{ΟΙΙΤ} = 50 μΑ	
	Output Voltage	5.5	0.001	0.1	0.1	V	1001 = 20 hr	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		± 0.5	± 5.0	μΛ	$V_O = V_{CC}$, GND	
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μА	V _I = V _{CC} , GND	
	Leakage Current	5.5		± 0.1	± 1.0	μА	VI = VCC, GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min	

Note 2: All outputs loaded; thresholds associated with output under test.

 $\textbf{Note 3:} \ \ \text{Maximum test duration 2.0 ms; one output loaded at a time.}$

AC Electrical Characteristics

		V _{cc}		T _A = +25°C		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	3.1	5.3	7.9	3.1	8.4	ns
t _{PHL}	D _n to O _n		2.6	4.6	7.3	2.6	7.8	115
t _{PLH}	Propagation Delay	5.0	3.1	5.4	7.9	3.2	8.4	ns
t _{PHL}	LE to O _n		2.8	4.9	7.3	2.8	7.8	115
t _{PZH}	Output Enable	5.0	2.5	4.7	7.4	2.5	7.9	20
t_{PZL}	Delay		2.7	4.8	7.5	2.7	8.0	ns
t _{PHZ}	Output Disable	5.0	2.1	5.1	7.9	2.1	8.2	no
t _{PLZ}	Delay		2.0	4.5	7.4	2.0	7.9	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.


AC Operating Requirements

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Guarai	nteed Minimum	
t _S	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns
t _H	Hold time, HIGH or LOW, Input to Clock	5.0	1.5	1.5	ns
t _W	CS Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns

Note 5: Voltage Range 5.0 is 5.0V \pm 0.5V

Capacitance

Symbol Parameter		Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-10±0,10 89 9.20 B.10 50. O.2 C B A ALL LEAD TIPS PIN #1 IDENT LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A 0.90+0.15 0.09-0.20 0.10±0.05 0.50 0.17-0.27 ♦ 0.13\(\old{\text{0}} \) A B\(\old{\text{S}} \) C\(\old{\text{S}} \) 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES A. CONFORMS TO JEDEC REGISTRATION MC-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com