## **Freescale Semiconductor** Technical Data

# **Integrated Quad Half-bridge and Triple High Side with Embedded MCU and LIN for High End Mirror**

The 908E621 is an integrated single package solution that includes a high performance HC08 microcontroller with a SMARTMOS analog control IC. The HC08 includes flash memory, a timer, enhanced serial communications interface (ESCI), a 10 bit analog-to-digital converter (ADC), internal serial peripheral interface (SPI), and an internal clock generator module (ICG). The analog control die provides four half-bridge and three high side outputs with diagnostic functions, a Hall effect sensor input, analog inputs, voltage regulator, window watchdog, and local interconnect network (LIN) physical layer.

The single package solution, together with LIN, provides optimal application performance adjustments and space saving PCB design. It is well-suited for the control of automotive high end mirrors.

### **Features**

- High performance M68HC908EY16 core
- 16 KB of on-chip flash memory, 512 B of RAM
- Two 16-bit, two-channel timers
- LIN physical layer interface
- Autonomous MCU watchdog / MCU supervision
- One analog input with switchable current source
- Four low  $R_{DS(ON)}$  half-bridge outputs
- Three low  $R_{DS(ON)}$  high side outputs
- Wake-up and 2 or 3-pin Hall effect sensor input
- 12 microcontroller I/Os
- Pb-free packaging designated by suffix codes EK



**VRoHS** 

# **908E621**

### **QUAD HALF-BRIDGE AND TRIPLE HIGH SIDE SWITCH WITH EMBEDDED MCU AND LIN**







#### **Figure 1. 908E621 Simplified Application Diagram**

Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2007-2012. All rights reserved.





<span id="page-1-0"></span> **Figure 2. 908E621 Simplified Internal Block Diagram** 

 $\sim$ 

## **PIN CONNECTIONS**



 **Figure 3. Pin Connections**

### <span id="page-2-0"></span>**Table 1. Pin Definitions**

A functional description of each pin can be found in the [Functional Pin Description](#page-18-0) section beginning on [page](#page-18-0) 19.



## **Table 1. Pin Definitions (continued)**

A functional description of each pin can be found in the Functional Pin Description section beginning on page 19.



## **Table 1. Pin Definitions (continued)**

A functional description of each pin can be found in the Functional Pin Description section beginning on page 19.



# **ELECTRICAL CHARACTERISTICS**

## *MAXIMUM RATINGS*

### <span id="page-5-2"></span>**Table 2. Maximum Ratings**

All voltages are with respect to ground, unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.



Notes

<span id="page-5-1"></span>1. Transient capability for pulses with a time of t < 0.5 sec.

<span id="page-5-0"></span>2. ESD1 testing is performed in accordance with the Human Body Model (C<sub>ZAP</sub> = 100 pF, R<sub>ZAP</sub> = 1500 Ω), the Machine Model (C<sub>ZAP</sub> = 200 pF, R<sub>ZAP</sub> = 0  $\Omega$ ) and the Charge Device Model, Robotic (C<sub>ZAP</sub> = 4.0 pF).

### **Table 2. Maximum Ratings (continued)**

All voltages are with respect to ground, unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.



<span id="page-6-2"></span>Notes

- 3. The limiting factor is junction temperature; taking into account the power dissipation, thermal resistance, and heat sinking.
- <span id="page-6-3"></span>4. The temperature of analog and MCU die is strongly linked via the package, but can differ in dynamic load conditions, usually because of higher power dissipation on the analog die. The analog die temperature must not exceed 150 °C under these conditions.
- <span id="page-6-0"></span>5. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- <span id="page-6-1"></span>6. [Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow](http://www.freescale.com)  [Temperature and Moisture Sensitivity Levels \(MSL\), Go to www.freescale.com, search by part number \[e.g. remove prefixes/suffixes](http://www.freescale.com)  and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

## *STATIC ELECTRICAL CHARACTERISTICS*

### **Table 3. Static Electrical Characteristics**

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0 \text{ V} \leq V_{SUP} \leq 16 \text{ V}$ , -40 °C  $\leq T_J \leq 125$  °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A = 25$  °C under nominal conditions, unless otherwise noted.



Notes

7. Device is fully functional, but some of the parameters might be out of spec.

<span id="page-7-0"></span>8. Total current measured at GND pins.

<span id="page-7-1"></span>9. Stop and Sleep mode current will increase if  $V_{\text{SUP}}$  exceeds 15 V.

<span id="page-7-2"></span>10. This parameter is guaranteed by process monitoring but is not production tested.

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V ≤ V<sub>SUP</sub> ≤ 16 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.





<span id="page-8-3"></span>Notes

<span id="page-8-0"></span>11. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-8-1"></span>12. Specification with external low ESR ceramic capacitor 1.0 μF< C < 4.7 μF and 200 mΩ ≤ ESR ≤ 10 Ω. Its not recommended to use capacitor values above 4.7 μF

<span id="page-8-2"></span>13. When switching from Normal to Stop mode or from Stop mode to Normal mode, the output voltage can vary within the output voltage specification.

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V ≤ V<sub>SUP</sub> ≤ 16 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.





Notes

<span id="page-9-0"></span>14. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-9-1"></span>15. This parameter is guaranteed only if correct trimming was applied.

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V ≤ V<sub>SUP</sub> ≤ 16 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.



Notes

<span id="page-10-0"></span>16. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-10-1"></span>17. This parameter is guaranteed only if correct trimming was applied.

<span id="page-10-4"></span>18. The high side HS3 can be only used for resistive loads.

<span id="page-10-2"></span>19. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-10-3"></span>20. This parameter is guaranteed only if correct trimming was applied

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V ≤ V<sub>SUP</sub> ≤ 16 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.



#### **SWITCHABLE V<sub>DD</sub> OUTPUT HVDD**



**<sup>V</sup>SUP DOWN SCALER**[\(24\)](#page-11-1)



## **INTERNAL DIE TEMPERATURE SENSOR**[\(24\)](#page-11-1)



Notes

<span id="page-11-2"></span>21. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-11-0"></span>22. This parameter is guaranteed only if correct trimming was applied

<span id="page-11-3"></span>23. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-11-1"></span>24. This parameter is guaranteed only if correct trimming was applied

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V ≤ V<sub>SUP</sub> ≤ 16 V, -40 °C ≤ T<sub>J</sub> ≤ 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.



#### <span id="page-12-3"></span>**ANALOG INPUT A0, A0CST**



### **WAKE-UP INPUT L0**



Notes

<span id="page-12-1"></span>25. This parameter is guaranteed only if correct trimming was applied

<span id="page-12-0"></span>26. The current values are optimized to read a NTC temperature sensor, e.g. EPCOS type B57861 (R25 = 3000Ω, R/T characteristic 8016)

<span id="page-12-2"></span>27. This parameter is guaranteed by process monitoring but is not production tested.

## *DYNAMIC ELECTRICAL CHARACTERISTICS*

#### **Table 4. Dynamic Electrical Characteristics**

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0V \le V_{SUP} \le 16V$ , -40°C  $\le T_J \le 125$ °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}$ C under nominal conditions, unless otherwise noted.



**Notes** 

<span id="page-13-0"></span>28. V<sub>SUP</sub> from 7.0 to 18 V, bus load R0 and C0 1.0 nF/1.0 kΩ, 6.8 nF/660 Ω, 10 nF/500 Ω. Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter.

<span id="page-13-1"></span>29. See **Figure 6**, page 16.

<span id="page-13-2"></span>30. See [Figure 7, page](#page-16-0) 17.

<span id="page-13-3"></span>31. Measured between LIN signal threshold  $V_{IL}$  or  $V_{IH}$  and 50% of RXD signal.

<span id="page-13-4"></span>32. t<sub>WAKE</sub> is typically 2 internal clock cycles after LIN rising edge detected. See [Figure 9](#page-16-1) and [Figure 8](#page-16-2), [page](#page-16-2) 17. In Sleep mode the V<sub>DD</sub> rise time is strongly dependent upon the decoupling capacitor at VDD pin.

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0V \leq V_{SUP} \leq 16V$ , -40°C  $\leq T_J \leq 125$ °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A$  = 25°C under nominal conditions, unless otherwise noted.

<span id="page-14-2"></span>

Notes

<span id="page-14-1"></span>33. This parameter is guaranteed by process monitoring but is not production tested.

<span id="page-14-0"></span>34. This parameter is guaranteed only if correct trimming was applied. Additionally [See Watchdog Period Range Value \(AWD Trim\) on page](#page-45-0)  [46](#page-45-0)

### *MICROCONTROLLER PARAMETRICS*

### **Table 5. Microcontroller**

For a detailed microcontroller description, refer to the MC68HC908EY16 datasheet.



## *TIMING DIAGRAMS*



Note: Waveform in accordance to ISO7637 part 1, test pulses 1, 2, 3a and 3b.

 **Figure 4. Test Circuit for Transient Test Pulses**

<span id="page-15-0"></span>

 **Figure 5. Test Circuit for LIN Timing Measurements**



<span id="page-15-1"></span> **Figure 6. LIN Timing Measurements for Normal Slew Rate**



 **Figure 7. LIN Timing Measurements for Slow Slew Rate**

<span id="page-16-0"></span>

 **Figure 8. Wake-up Stop Mode Timing**

<span id="page-16-2"></span>

<span id="page-16-1"></span> **Figure 9. Wake-up Sleep Mode Timing**



<span id="page-17-0"></span> **Figure 10. Power On Reset and Normal Request Timeout Timing**

# **FUNCTIONAL DESCRIPTION**

## *INTRODUCTION*

The 908E621 was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E621 is well suited to perform complete mirror control via a three wire LIN bus.

This device combines an HC908EY16 MCU core with flash memory together with a *SMARTMOS* IC chip. The *SMARTMOS* IC chip combines power and control in one chip. Power switches are provided on the *SMARTMOS* IC configured as half-bridge outputs and three high side

<span id="page-18-0"></span>See [Figure 2, 908E621 Simplified Internal Block Diagram](#page-1-0), [page](#page-1-0) 2, for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on [page](#page-2-0) 3 for a depiction of the pin locations on the package.

## **PORT A I/O PINS**

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. PTA0:PTA4 are shared with the keyboard interrupt pins, KBD0:KBD4.

The PTA5/SPSCK pin is not accessible in this device and is internally connected to the SPI clock pin of the analog die.

The PTA6/SS pin is not accessible in this device and is internally connected to the SPI slave select input of the analog die.

For details refer to the 68HC908EY16 datasheet.

## **PORT B I/O PINS**

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. All pins are shared with the ADC module.

PTB0/AD0 is internally connected to the ADOUT pin of the analog die, allowing diagnostic measurements to be calculated (e.g., current recopy,  $V_{\text{SUP}}$ , etc.).

The PTB1/AD1, PTB2/AD2, PTB6/AD6/TBCH0, PTB7/ AD7/TBCH1 pins are not accessible in this device.

For details refer to the 68HC908EY16 datasheet.

## **PORT C I/O PINS**

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. For example, PTC2:PTC4 are shared with the ICG module.

switches. Other ports are also provided, which include one Hall-effect sensor input port, one analog input port with a switched current source, one wake-up pin, and a selectable HVDD pin. An internal voltage regulator provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables this device to be compatible with three wire bus systems, where one wire is used for communication, one for battery, and one for ground.

## *FUNCTIONAL PIN DESCRIPTION*

PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI pins of the analog die.

For details refer to the 68HC908EY16 datasheet.

## **PORT D I/O PINS**

PTD0/TACH0/BEMF and PTD1/TACH1 are special function, bi-directional I/O port pins that can also be programmed to be timer pins.

PTD0/TACH0 pin is internally connected to the PWM input of the analog die and only accessible for test purposes (can not be used in the application).

For details refer to the 68HC908EY16 datasheet.

## **PORT E I/O PIN**

PTE0/TXD and PTE1/RXD are special function, bidirectional I/O port pins that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD pin of the analog die. The connection for the receiver must be done externally.

PTE1/RXD is internally connected to the RXD pin of the analog die and only accessible for test purposes (can not be used in the application).

For details refer to the 68HC908EY16 datasheet.

## **EXTERNAL INTERRUPT PIN (IRQ)**

The IRQ pin is an asynchronous external interrupt pin. This pin contains an internal pull-up resistor that is always activated, even when the  $\overline{\text{IRQ}}$  pin is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

## **EXTERNAL RESET PIN (RST)**

A logic [0] on the RST pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted.

This pin contains an internal pull-up resistor that is always activated, even when the reset pin is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

### **POWER SUPPLY PINS (VSUP1:VSUP8)**

VSUP1:VSUP8 are device power supply pins. The nominal input voltage is designed for operation from 12 V systems. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high side output drivers, multiple VSUP pins are provided.

All VSUP pins must be connected to get full chip functionality.

### **POWER GROUND PINS (GND1:GND4)**

GND1:GND4 are device power ground connections. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high side output drivers, multiple pins are provided.

GND1 and GND2 pins must be connected to get full chip functionality.

### **HALF-BRIDGE OUTPUT PINS (HB1:HB4)**

The 908E621 device includes power MOSFETs configured as four half-bridge driver outputs. The HB3:HB4 have a lower  $R_{DS(ON)}$ , to run higher currents (e.g. fold motor), than the HB1:B2 outputs.

The HB1:HB4 outputs are short-circuit and overtemperature protected, and they feature current recopy. Over-current protection is done on both high side and low side FET's. The current recopy are done on the low side MOSFETs.

### **HIGH SIDE OUTPUT PINS (HS1:HS3)**

The HS output pins are a low  $R_{DS(ON)}$  high side switches. Each HS switch is protected against over-temperature and over-current. The output is capable of limiting the inrush current with an automatic PWM or feature a real PWM capability using the PWM input.

The HS1 has a lower  $R_{DS(ON)}$ , to run higher currents (e.g. heater), than the HS2 and HS3 outputs.

For the HS1 two pins (HS1a:HS1b) are necessary for the current capability and have to be connected externally.

**Important:** The HS3 can be only used to drive resistive loads.

### **HALL-EFFECT SENSOR INPUT PIN (H0)**

The Hall-effect sensor input pin H0 provides an input for Hall-effect sensors (2-pin or 3-pin) or a switch.

### **ANALOG INPUT PINS (A0, A0CST)**

These pins are analog inputs with selectable current source values. The A0CST intent is to trim the A0 input.

### **WAKE-UP INPUT PIN (L0)**

This pin is 40 V rated input. It can be used as wake-up source for a system wake-up. The input is falling or rising edge sensitive.

**Important:** If unused this pin should be connected to VSUP or GND to avoid parasitic transitions. In Low Power mode this could lead to random wake-up events.

### **SWITCHABLE V<sub>DD</sub> OUTPUT PIN (HVDD)**

The HVDD pin is a switchable  $V_{DD}$  output for driving resistive loads requiring a regulated 5.0 V supply (e.g., 3 pin Hall-effect sensors or potentiometers). The output is shortcircuit protected.

### **LIN BUS PIN (LIN)**

The LIN pin represents the single wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification.

### **+5.0 V VOLTAGE REGULATOR OUTPUT PIN (VDD)**

The VDD pin is needed to place an external capacitor to stabilize the regulated output voltage. The VDD pin is intended to supply the embedded microcontroller.

**Important**: The VDD pin should not be used to supply other loads; use the HVDD pin for this purpose. The VDD, EVDD and VDDA/VREFH pins must be connected together.

### **VOLTAGE REGULATOR GROUND PIN (VSS)**

The VSS pin is the ground pin for the connection of all nonpower ground connections (microcontroller and sensors). **Important**: VSS, EVSS and VSSA/VREFL pins must be connected together.

## **RESET PIN (RST\_A)**

 $\overline{RST}$  A is the bidirectional reset pin of the analog die. It is an open drain with pullup resistor and must be connected to the RST pin of the MCU.

## **INTERRUPT PIN (IRQ\_A)**

IRQ\_A is the interrupt output pin of the analog die indicating errors or wake-up events. It is an open drain with pullup resistor and must be connected to the  $\overline{IRQ}$  pin of the MCU.

## **ADC SUPPLY/REFERENCE PINS (VDDA/VREFH AND VSSA/VREFL)**

VDDA and VSSA are the power supply pins for the analogto-digital converter (ADC).

VREFH and VREFL are the reference voltage pins for the ADC.

The supply and reference signals are internally connected.

It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

For details refer to the 68HC908EY16 datasheet.

## **MCU POWER SUPPLY PINS (EVDD AND EVSS)**

EVDD and EVSS are the power supply and ground pins. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, shortduration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU.

For details refer to the 68HC908EY16 datasheet.



### **TEST MODE PIN (TESTMODE)**

This pin is for test purpose only. In the application this pin has to be forced to GND.

For Programming/Test this pin has to be forced to  $V_{DD}$  to bring the analog die into Test mode. In Test mode the Reset Timeout (80 ms) is disabled and the LIN receiver is disabled

NOTE: After detecting a RESET (internal or external), the PSON bit needs to be set within 80 ms. If not, the device will automatically enter sleep mode.

## **MCU TEST PIN (FLSVPP)**

This pin is for test purposes only. This pin should either be left open (not connected) or can be connected to GND.

## **NO CONNECT PINS (NC)**

The NC pins are not connected internally.

**Note:** Each of the NC pins can be left open or connected to ground (recommended).

## **EXPOSED PAD PIN**

The exposed pad pin on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance, the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground

## *FUNCTIONAL INTERNAL BLOCK DESCRIPTION*

<span id="page-21-0"></span>

## **SMARTMOS ANALOG CONTROL IC**

## **INTERNAL REGULATORS & SAFETY:**

## **VOLTAGE REGULATION**

The voltage regulator circuitry provides the regulated voltage for the Analog IC as well as the VDD/VSS rails for the core IC. The on-chip regulator consists of two elements, the main regulator, and the low voltage reset circuit. The  $V_{DD}$ regulator accepts an unregulated input supply, and provides a regulated  $V_{DD}$  supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin, to provide the 5.0 V to the microcontroller.

### **SWITCHED VDD**

This function provides a switchable +5.0 V  $V_{DD}$  rail for an external load.

### **WATCHDOG TIMER**

The watchdog timer module generates a reset, in case of a watchdog timeout or wrong watchdog timer reset. A

watchdog reset event will reset all registers in the SPI, excluding the RSR.

### **RESET, IRQ & WAKE-UP**

There are several functions on the Analog IC that can generate a reset or wake-up signal to the core IC. There is a pin that is used to detect an external wake-up event. The Reset signal has many possible sources in the Analog IC circuitry. The IRQ function on the Analog IC, will notify the core IC of pending system critical conditions.

### **CONTROL & INTERFACE:**

#### **HALL SENSOR INTERFACE**

This interface can be configured to support an input pin as a general purpose input, or as a hall-effect sensor input, to be able to read 3-pin / 2-pin hall sensors or switches.

### **SPI INTERFACE & PWM CONTROL**

The SPI and PWM interfaces are mastered by the core IC (CPU), and are used to control the output functions of the Analog IC, as well as to report status and failure information of the Analog IC.

### **LIN INTERFACE**

The LIN interface function supports the single wire bus transmit and receive capabilities. It is suited for automotive bus systems and is based on the LIN bus/physical layer specification. The LIN driver is a low side MOSFET with slope control, internal current limitation, and thermal shutdown.

### **ANALOG MULTIPLEXER**

To be able to have different sources for the MCU with one single signal, an analog multiplexer is integrated in the analog IC. This multiplexer has eleven different sources on the Analog IC, which can be selected with the SS[3:0] bits (through SPI communication) in the A0MUCTL register.

### **ANALOG INPUT W/INTEGRATED CURRENT SOURCE**

The terminal A0 provides a switchable current source, to allow the reading of switches, NTC, etc., without the need for an additional supply line for the sensor (single wire). There are four different selectable current source values.

### **OUTPUTS:**

#### **HIGH SIDE DRIVERS & DIAGNOSTICS**

The HS outputs are low RDS(ON) high side switches. Each HS switch is protected against over-temperature and over-current. The output is capable of limiting the inrush current with an automatic PWM, or feature a real PWM capability using the PWM input.

### **H-BRIDGE DRIVERS & DIAGNOSTICS**

The device includes power MOSFETs configured as four half-bridge driver outputs. These outputs are short-circuit and over-temperature protected. Over-current protection is done on both high side and low side MOSFETs.

### **MM68HC908EY16 CORE IC**

### **M68HC08 CPU W/ALU, RAM, FLASH ROM**

This possesses the functionality of the CPU08 architecture, along with 512 bytes of RAM and 15,872 bytes of FLASH memory, with in-circuit programming.

### **POWER MODULE W/P0WER-ON-RESET**

This block of circuitry manages the power supplied to the core IC, as well as providing POR, LVI, Watchdog timer, and MCU supervision circuitry (COP).

### **INTERNAL CLOCK MODULE**

This module provides the clocks needed by the core IC functions, without the need for external components. Software selectable bus frequencies are available. It also provides a clock monitor function.

### **10-BIT ADC MODULE**

This module provides an 8-channel, 10-bit successive approximation analog-to-digital converter (ADC).

#### **I/O PORTS A, B, C, D, E**

There are many I/O pins that are controlled by the CPU through the several I/O ports of the core IC.

### **TIMER MODULES**

There are two 16-bit, 2 channel timer interface modules with selectable input capture, output compare, and PWM capabilities, for each channel.

### **COMMUNICATION MODULES**

There are several communication functions supported by the core IC, including an enhanced serial communication interface module (ESCI) for the LIN communication, and an SPI module for inter-IC communication.

### **RESET & IRQ**

There are interrupt and reset connections between the Analog IC and the core IC, for concise control and error/ exception management.

# **FUNCTIONAL DEVICE OPERATION**

## *OPERATIONAL MODES*

## <span id="page-23-1"></span>**908E621 ANALOG DIE MODES OF OPERATION**

The different modes can be selected by the STOP and SLEEP bits in the System Control Register.

The 908E621 offers three operating modes: Normal (Run), Stop, and Sleep. In Normal mode, the device is active and is operating under normal application conditions. The Stop and Sleep modes are low power modes with wake-up capabilities.

[Figure 11](#page-23-0) describes how transitions are done between the different operating modes and **Table 6**, [page](#page-25-0) 26, gives an overview of the operating modes.





### <span id="page-23-0"></span>**Normal Mode**

This Mode is the normal operating mode of the device, all functions and power stages are active and can be enabled/ disabled. The voltage regulator provides the +5.0 V  $V_{DD}$  to the MCU.

After a reset (e.g. Power-On-Reset, Wake-up from Sleep), the MCU has to set the PSON bit in the System Control Register within 80 ms typical  $(t_{NORMREO})$ . This is to ensure the MCU has started up and is operating correctly. If the PSON bit is not set within the required time frame, the device enters SLEEP mode to reduce power consumption (fail safe).

This MCU monitoring can be disabled (e.g. for programming) by applying  $V_{DD}$  on the TESTMODE pin.

#### **Stop Mode**

In Stop mode, the voltage regulator still supplies the MCU with  $V_{DD}$  (limited current capability). To enter the Stop mode, the STOP bit in the System Control Register must be set, and the MCU has to be stopped also (see 908EY16 datasheet for details).

Wake-up from this mode is possible by the LIN bus activity or the wake-up input L0. It is maskable with the LINIE and/or L0IE bits in the Interrupt Mask Register. The analog die is generating an interrupt on  $\overline{RQ_A}$  pin to wake-up the MCU. The wake-up / interrupt source can be evaluated with the L0IF and LINIF bits in the Interrupt Flag Register.

Stop mode has a higher current consumption than Sleep mode, but allows a quicker wake-up. Additionally the wakeup sources can be selected (maskable), which is not possible in Sleep mode.

[Figure 12](#page-24-0) show the procedure to enter the Stop mode and how the system is waking up.



 **Figure 12. STOP Mode Wake-up Procedure**

#### <span id="page-24-0"></span>**Sleep Mode**

In Sleep mode, the voltage regulator is turned off and the MCU is not supplied ( $V_{DD}$  = 0 V), also the  $\overline{RST_A}$  pin is pulled low.

To enter the Sleep mode, the Sleep bit in the System Control Register has to be set.

Wake-up from this mode is possible by LIN bus activity or the wake-up input L0, and is not maskable. The wake-up

behaves like a power on reset. The wake-up / reset source can be evaluated by the L0WF and/or LINWF bits in the Reset Status Register.

Sleep mode has a lower current consumption than Stop mode, but requires a longer time to wake-up. The wake-up sources can not be selected (not maskable).

[Figure 13](#page-24-1) show the procedure to enter the Sleep mode and how a wake-up is performed.



<span id="page-24-1"></span> **Figure 13. SLEEP Mode Wake-up Procedure** [Table](#page-25-0) 6 summarized the Operating modes.

<span id="page-25-0"></span>



Notes

<span id="page-25-1"></span>35. The SPI is still active in Stop mode. However, due to the limited current capability of the voltage regulator in Stop mode, the PSON bit has to be set before the increased current caused from a running MCU causes an LVR.

## **OPERATING MODES OF THE MCU**

For a detailed description of the operating modes of the MCU, refer to the MC68HC908EY16 datasheet.

### **INTERRUPTS**

The 908E621 has seven different interrupt sources. An interrupt pulse on the  $\overline{IRQ}$  A pin is generated to report an event or fault to the MCU. All interrupts are maskable and can be enabled/disabled via the SPI (Interrupt Mask Register). After reset, all interrupts are automatically disabled.

### **Low Voltage Interrupt**

Low voltage interrupt (LVI) is related to external supply voltage VSUP. If this voltage falls below the LVI threshold, it will set the LVIF bit in the Interrupt Flag Register. If the low voltage interrupt is enabled (LVIE = 1), an interrupt will be initiated.

During Sleep and Stop mode, the low voltage interrupt circuitry is disabled.

### **High Voltage Interrupt**

The High voltage Interrupt (HVI) is related to the external supply voltage VSUP. If this voltage rises above the HVI threshold, it will set the HVIF bit in the Interrupt Flag Register. If the High voltage Interrupt is enabled (HVIE =  $1$ ), an interrupt will be initiated.

During Stop and Sleep mode, the HVI circuitry is disabled.

### **High Temperature Interrupt**

The high temperature interrupt (HTI) is generated by the on chip temperature sensors. If the chip temperature is above the HTI threshold, the HTIF bit in the Interrupt Flag Register

will be set. If the high temperature interrupt is enabled (HTIE = 1), an interrupt will be initiated.

During Stop and Sleep mode, the HTI circuitry is disabled.

### **LIN Interrupt**

The LIN Interrupt is related to the Stop mode. If the LIN interrupt is enabled (LINIE = 1) in Stop mode, an interrupt is asserted if a rising edge is detected, and the bus was dominant longer than T<sub>PROPWL</sub>. After the wake-up / interrupt, the LINIF indicates the reason for the wake-up / interrupt.

### **Power Stage Fail Interrupt**

The power stage fail flag indicates an error condition on any of the power stages (see [Figure 14](#page-26-0), [page](#page-26-0) 27). If the power stage fail interrupt is enabled (PSFIE = 1), an interrupt will be initiated if:

During Stop and Sleep mode, the PSFI circuitry is disabled.

#### **HO Input Interrupt**

The H0 interrupt flag H0IF is set in run mode by a state change of the H0F flag (rising or falling edge on the enabled input). The interrupt function is available if the input is selected as General Purpose, or as a 2-pin Hall sensor input. The interrupt is maskable with the H0IE bit in the Interrupt Mask Register.

During Stop and Sleep mode, the H0I circuitry is disabled.

### **L0 input Interrupt**

The L0 interrupt flag L0IF is set in run mode by a state change of the L0F flag (rising or falling edge). The interrupt is maskable with the L0IE bit in the interrupt mask register.

### **INTERRUPT FLAG REGISTER (IFR)**

#### *Register Name and Address: IFR - \$0A*



### **L0IF - L0 Input Flag Bit**

This read/write flag is set on a falling or rising edge at the L0 input. Clear L0IF by writing a logic [1] to L0IF. Reset clears the L0IF bit. Writing a logic [0] to L0IF has no effect.

1 = rising or falling edge on L0 input detected

0 = no state change on L0 input detected

#### **H0IF - H0 Input Flag Bit**

This read/write flag is set on a falling or rising edge at the H0 input. Clear H0IF by writing a logic [1] to H0IF. Reset clears the H0IF bit. Writing a logic [0] to H0IF has no effect.

1 = state change on the hall-flags detected

0 = no state change on the hall-flags detected

#### **LINIF - LIN Flag Bit**

This read/write flag is set if a rising edge is detected and the bus was dominant longer than TpropWL. Clear LINIF by writing a logic [1] to LINIF. Reset clears the LINIF bit. Writing a logic [0] to LINIF has no effect.

1 = LIN bus interrupt has occurred

0 = not LIN bus interrupt occurred since last clear

#### **HTIF - High Temperature Flag Bit**

This read/write flag is set on high temperature condition. Clear HTIF by writing a logic [1] to HTIF. If high temperature condition is still present while writing a logical one to HTIF, the writing has no effect. Therefore, a high temperature interrupt cannot be lost due to inadvertent clearing of HTIF. Reset clears the HTIF bit. Writing a logic [0] to HTIF has no effect.

- 1 = high temperature condition has occurred
- 0 = high temperature condition has not occurred

#### **LVIF - Low Voltage Flag Bit**

This read/write flag is set on low voltage condition. Clear LVIF by writing a logic [1] to LVIF. If the low voltage condition is still present while writing a logical one to LVIF, the writing has no effect. Therefore, a low voltage interrupt cannot be lost due to inadvertent clearing of LVIF. Reset clears the LVIF bit. Writing a logic [0] to LVIF has no effect.

- 1 = low voltage condition has occurred
- 0 = low voltage condition has not occurred

#### **HVIF - High Voltage Flag Bit**

This read/write flag is set on a high voltage condition. Clear HVIF by writing a logic [1] to HVIF. If the high voltage condition is still present while writing a logical one to HVIF, the writing has no effect. Therefore, a high voltage interrupt cannot be lost due to inadvertent clearing of HVIF. Reset clears the HVIF bit. Writing a logic [0] to HVIF has no effect.

- 1 = high voltage condition has occurred
- 0 = high voltage condition has not occurred

#### **PSFIF - Power Stage Fail Bit**

This read-only flag is set on a fail condition on one of the power outputs (HBx, HSx, HVDD, H0). Reset clears the PSFIF bit. Clear this flag by writing a logic [1] to the appropriate fail flag.

- 1 = power stage fail condition has occurred
- 0 = power stage fail condition has not occurred



#### <span id="page-26-0"></span> **Figure 14. Principal Implementation of the PSFIF**

#### **INTERRUPT MASK REGISTER (IMR)**

#### *Register Name and Address: IMR - \$09*



### **L0IE - L0 Input Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the L0 flag, L0IF. Reset clears the L0IE bit.

- 1 = interrupt requests from L0IF flag enabled
- 0 = interrupt requests from L0IF flag disabled

### **H0IE - H0 Input Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the Hallport flag, H0IF. Reset clears the H0IE bit.

- 1 = interrupt requests from H0IF flag enabled
- 0 = interrupt requests from H0IF flag disabled

### **LINIE - LIN line Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the LIN flag, LINIF. Reset clears the LINIE bit.

- 1 = interrupt requests from LINIF flag enabled
- 0 = interrupt requests from LINIF flag disabled

### **HTRD - High Temperature Reset Disable Bit**

This read/write bit disables the high temperature reset function. Reset clears the HTRD bit.

- 1 = high temperature reset is disabled
- 0 = high temperature reset is enabled

Note: Disabling of the high temperature reset can lead to a destruction of the part in cases of high temperature. This bit was foreseen for test purposes only!

### **HTIE - High Temperature Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the high temperature flag, HTIF. Reset clears the HTIE bit.

- 1 = interrupt requests from HTIF flag enabled
- 0 = interrupt requests from HTIF flag disabled

### **LVIE - Low Voltage Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the low voltage flag, LVIF.Reset clears the LVIE bit.

- 1 = interrupt requests from LVIF flag enabled
- 0 = interrupt requests from LVIF flag disabled

### **HVIE - High Voltage Interrupt Enable Bit**

This read/write bit enables CPU interrupts by the high voltage flag, HVIF.Reset clears the HVIE bit.

- 1 = interrupt requests from HVIF flag enabled
- 0 = interrupt requests from HVIF flag disabled

### **PSFIE - Power Stage Fail Interrupt Enable Bit**

This read/write bit enables CPU interrupts by power stage fail flag, PSFIF. Reset clears the PSFIE bit.

- 1 = interrupt requests from PSFIF flag enabled
- 0 = interrupt requests from PSFIF flag disabled

### **RESETS**

The 908E621 has four internal and one external reset source.

Each internal reset event will cause a reset pin low for  $t_{RST}$ (1.25 ms typical), after the reset event is gone.



 **Figure 15. Internal Reset Routing**

## **RESET SOURCE**

### **High Temperature Reset**

The device is protected against high temperature. When the chip temperature exceeds a certain temperature, a reset (HTR) is generated. The reset is flagged by the HTR bit in the Interrupt Flag Register. A HTR event will reset all registers in the SPI excluding the RSR.

The HTR can be disabled by bit HTRD in the Interrupt Mask register.

Note: Disabling the high temperature reset can lead to destruction of the part in cases of high temperature. This bit was foreseen for test purposes only!

### **Watchdog Reset**

The watchdog module generates a reset, because of a watchdog timeout or wrong watchdog timer reset. Reset is flagged by the WDR bit in the Reset Status Register. A watchdog reset event will reset all registers in the SPI excluding the RSR.

### **Main VREG Low Voltage Reset**

The LVR is related to the Main VDD. If the voltage falls below a certain threshold, it will pull down the  $\overline{\text{RST}}$  A pin. Reset is flagged by the LVR bit in the Reset Status Register. An LVR event will reset all register in the SPI excluding the RSR.

#### **Power On Reset**

The POR is related to the internal 5.0 V supply. If the device detects a power on, the POR bit in the Reset Status Register (RSR) is set. A power on reset will reset all register in the SPI including the RSR and set the POR bit.

The Power On Reset circuitry will force the RST\_A pin low for t $_{\overline{\text{RST}}}$  after the  $\text{V}_{\text{DD}}$  has reached its nominal value (above LVR Threshold). Also see **Figure 10**, [page](#page-17-0) 18).

### **Reset Pin / External Reset**

An external reset can be applied by pulling down the RST\_A pin. The reset event is flagged by the PINR bit in the reset status register.

### **Reset Status Register**

This register contains five flags that shows the source of the last reset. A power-on-reset sets the POR bit and clears all other bits in the Reset Status Register. All bits can be cleared by writing a one to the corresponding bit. Uncleared bits remain set as long as they are not cleared by a poweron-reset or by software.

In addition, the register includes two flags which will indicate the source of a wake-up from Sleep mode: Either LIN bus activity, or an event on the L0 wake-up input pin.

### *Register Name and Address: RSR - \$0D*



### **POR— Power On Reset bit**

This read/write bit is set after power on. Bit is cleared by writing a logic "1" to this location.

1 = Reset due to power on

 $0 = no power on reset$ 

### **PINR— Reset Forced from External Reset Pin Bit**

This read/write bit is set after a reset was forced on the external reset  $\overline{RST}$  A pin. The bit is cleared by writing an logic "1" to this location.

1 = reset source is external reset pin

0 = no external reset

### **WDR— Watch Dog Reset Bit**

This read/write flag is set due to a watchdog timeout or wrong watchdog timer reset. Clear WDR by writing a logic "1" to WDR.

1 = reset source is watchdog

 $0 =$  no watchdog reset

### **HTR— High Temperature Reset Bit**

This read/write bit is set if the chip temperature exceeds a certain value. The bit is cleared by writing a logic "1" to this location.

- 1 = reset due to high temperature condition
- 0 = no high temperature reset

### **LVR— Low Voltage Reset Bit**

This read/write bit is set if the external  $V_{DD}$  voltage coming from the main voltage regulator falls below a certain value. The bit is cleared by writing a logic "1" to this location.

- 1 = reset due to low voltage condition
- $0 =$  no low voltage reset

### **LINWF— LIN Wake-up Flag**

This read/write bit is set if a bus activity was the case of an wake-up. The bit is cleared by writing a logic "1" to this location.

- 1 = Wake-up due to bus activity
- $0 =$  no wake-up due to bus activity

### **L0WF— L0 Wake-up Flag**

This read/write bit is set if a event on the L0 pin caused an wake-up. The bit is cleared by writing a logic "1" to this location.

1 = Wake-up due to L0 pin

 $0 =$  no Wake-up due to L0 pin

### **ANALOG DIE INPUTS/OUTPUTS**

### **LIN PHYSICAL LAYER**

The LIN bus pin provides a physical layer for single wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low side MOSFET with internal current limitation and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The slew rate can be selected for optimized operation at 10 and 20 kBit/s as well as high baud rates for test and programming. The slew rate can be adapted with 2 bits SRS[1:0] in the System Control Register. The initial slew rate is optimized for 20 kBit/s.

The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled by setting the PSON bit in the System Control Register (SYSCTL).

If the transmitter works in the current limitation region, the LINCL bit in the System Status Register (SYSSTAT) is set and the LIN transceiver is disabled after a certain time.

For improved performance and safe behavior, in case of LIN bus short to Ground or LIN bus leakage during low power mode, the internal pull-up resistor on the LIN pin is disconnected from VSUP and a small current source keeps the LIN bus at recessive level. In case of a LIN bus short to GND, this feature will reduce the current consumption in STOP and SLEEP modes.



 **Figure 16. LIN Interface**

### **TXD Pin**

The TXD pin is the MCU interface to control the state of the LIN transmitter (see **Figure 2**). When TXD is LOW, the LIN

pin is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off (recessive state). The TXD pin has an internal pull-up current source to set the LIN bus to a recessive state in the event, for instance, if the

### **908E621**

microcontroller could not control it during system power-up or power-down.

### **RXD Pin**

The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

#### **STOP Mode and Wake-up Feature**

During STOP mode operation the transmitter of the physical layer is disabled and the internal pull-up resistor is disconnected from VSUP and a small current source keeps the LIN pin in recessive state. The receiver is still active and able to detect wake-up events on the LIN bus line.

If the LIN interrupt is enabled (LINIE bit in the Interrupt Mask register is set), a dominant level longer than T<sub>PROPWL</sub> followed by an rising edge will set the LINIF flag and generate an interrupt which causes a system wake-up (see [Figure 8](#page-16-2), [page](#page-16-2) 17)

#### **SLEEP Mode and Wake-up Feature**

During SLEEP mode operation the transmitter of the physical layer is disabled, the internal pull-up resistor is disconnected from VSUP, and a small current source keeps the LIN pin in the recessive state. The receiver is still active to be able to detect wake-up events on the LIN bus line.

A dominant level longer than  $T_{PROPWL}$  followed by an rising edge will generate a system wake-up (reset) and set the LINWF flag in the Reset Status register (RSR). Also see [Figure 9](#page-16-1), [page](#page-16-1) 17).

### <span id="page-30-0"></span>**A0 INPUT AND ANALOG MULTIPLEXER**

#### **A0 - Analog Input**

Input A0 is an analog input used for reading switches, or as analog inputs for potentiometers, NTC, etc.

A0 is internally connected to the analog multiplexer. This pin offers a switchable current source. To read the Analog Input, the pin has to be selected with the SS[3:0] bits in the A0MUCTL register.





#### **A0 Current Source**

The pin A0 provides a switchable current source, to be able to read in switches, NTC, etc., without the need of an additional supply line for the sensor. The overall enable of this feature is done by setting the PSON bit in the System Control register. In addition, the pin has to be selected with the SS[3:0] bits. The current source can be enabled with the CSON Bit and adjusted with the bits CSSEL[1:0].

With the CSSEL[1:0] bit's, four different current values can be selected (40, 120, 320, and 800 µA). This function is halted during STOP and SLEEP mode operations.

The current source is derived from the  $V_{DD}$  voltage, and is constant up to an output voltage of ~4.75 V.



To calibrate the current sources, an extra pin (A0CST) is envisioned. On this pin, an accurate resistor can to be connected. Switching the current sources to this resistor, allows the user to measure the current and use the measured value for calculating the current on A0.

#### **Analog Multiplexer / ADOUT pin**

The ADOUT pin is the analog output interface to the Analog-to-digital converter of the MCU. To be able to have different sources for the MCU with one single signal, an analog multiplexer is integrated in the analog die. This multiplexer has eleven different sources, which can be selected with the SS[3:0] bits in the A0MUCTL register.

#### **Half-bridge (HB1:HB4) Current Recopy**

The multiplexer is connected to the four current sense circuits on the low side FET of the half bridges. This sense circuits offers a voltage proportional to the current through the MOSFET. The resolution is depending on the CSA bit in the A0 and Multiplexer control register (A0MUCTL).

#### **High Side (HS1:HS3) Current Recopy**

The multiplexer is connected to the three high side switches. This sense circuit offers a voltage proportional to the current through the transistor.

#### **Analog Input A0 and A0CST**

A0 and A0CST are directly connected to the analog multiplexer. It offers the possibility to read analog values from the periphery.

#### **Temperature Sensor**

The analog die includes an on chip temperature sensor. This sensor offers a voltage which is proportional to the actual mean chip junction temperature.

#### **VSUP Prescaler**

The VSUP prescaler offers a possibility to measure the external supply voltage. The output of this voltage is VSUP / RATIOVSUP.

#### **A0 and Multiplexer Control Register (A0MUCTL)**



Register Name and Address: A0MUCTL - \$08

### *CSON — Current Source on/off*

This read/write bit enables the current source for the A0 or A0CST inputs. Reset clears CSON bit.

1 = Current Source enabled

0 = Current Source disabled

#### *CSSEL[1:0] — Current Source Select Bits*

These read/write bits select the current source values for A0 or A0CST input. Reset clears CSSEL[1:0] bits.





#### *CSA — H-bridges Current Sense Amplification Select Bit*

This read/write bit selects the current sense amplification of the H-Bridges HB1:HB4 current recopy. Reset clears the CSA bit.

1 = low current sense amplification

0 = high current sense amplification

#### *SS[3:0] — Analog Source Input Select Bits*

These read/write bits selects the analog input source for the ADOUT pin. Reset clears the SS[3:0] bits Analog Multiplexer Configuration Bits.



#### Analog Integrated Circuit Device Data 32 Freescale Semiconductor

#### **908E621**



### **Hall-effect Sensor Input Pin H0**

The H0 pin can be configured as general purpose input (H0MS = 0) or as hall-effect sensor input (H0MS = 1) to be able to read 3-pin / 2-pin hall sensors or switches.



 **Figure 18. General purpose / Hall-effect Sensor Input (H0)**

#### **Current Coded Hallsensor Input**

H0 is selected as "2-pin Hall-sensor input", if the corresponding H0MS bit in the H0/L0 Status and Control Register (HLSCTL) is set. In this mode, the pin current to GND is monitored by a special sense circuitry. Setting the H0EN bit in the H0/L0 Status and Control Register, switches the output to VSUP and enables the sense circuitry. The result of the sense operation is given by the H0F flag. The flag is low if the sensed current is higher than the sense current threshold  $I_{HSCT}$ . In this configuration, the HO pin is protected (current limitation) against short-circuit to GND.

After switching on the hallport (H0EN = "1"), the Hallsensor needs some time to stabilize the output. In RUN mode, the software has to take care about waiting for a few µs (40) before sensing the hall-flags.

The hall-port output current is sensed. In case of an overcurrent (short to GND), the hall-port over-current flag (H0OCF) is set and the current is limited. For proper operation of the current limitation, an external capacitor (>100 nF) close to the H0 pin is required.



 **Figure 19. H0 Used as 2-pin Hall-sensor Input**

### **General Purpose Input**

H0 is selected as a general purpose input, if the H0MS bit in the H0/L0 Status and Control Register (HLSCTL) is cleared. In this mode, the input is usable as a standard 5.0 V

input. The H0 input has a selectable internal pull-up resistor. The pull-up can be switched off with the H0PD bit in the H0/ L0 Status and Control Register (HLSCTL). After reset, the internal pull-up is enabled.



 **Figure 20. H0 Used as 3 Pin Hall-effect Sensor Input** 



 **Figure 21. H0 Used to Read in Standard Switches**

#### **H0 Interrupt**

The interrupt functionality on this pin is only available in RUN mode. The H0 interrupt flag H0IF is set in run mode by a state change of the H0 flag (rising or falling edge on the enabled input). The interrupt function is available if the input is selected as General Purpose or as 2-pin Hall-sensor input. The interrupt can be masked with the H0IE bit in the interrupt mask register.

#### **Wake-up input L0**

The device provides one wake-up capable input for reading VSUP or VDD related signals.

### **RUN Mode**

The actual input state is reflected in the L0F bit of the H0/ L0 Status and Control register (HLSCTL).

The L0 pin offers an interrupt capability on the rising and falling edge. The interrupt can be enabled with the L0IE bit in the Interrupt Mask register.

### **STOP/SLEEP Mode**

During STOP and SLEEP mode, the pin can be used to wake-up the device.

Before entering the STOP or SLEEP mode, the actual state of the input is stored. If the state is changing during in the STOP or SLEEP mode, a wake-up is initiated.

**H0 / L0 Status and Control Register (HLSCTL)** 

#### *Register Name and Address: HLSCTL - \$07*



### *L0F — L0 Flag Bit*

This read only flag reflects the state of the L0 input

 $1 = L0$  input high

 $0 = L0$  input low

#### *H0OCF — H0 Over-current Flag Bit*

This read/write flag is set at over-current condition on H0 during 2-pin hall-sensor mode. Clear H0OCF by writing a logic [1] to H0OCF. Reset clears the H0OCF bit.

- 1 = over-current condition on H0 pin has occurred
- 0 = no over-current condition on H0 pin has occurred

#### **H0F — H0 Flag Bit**

This read only flag reflects the state of the H0 input

- 1 = Hall-port sensed high / current below threshold detected
- 0 = Hall-port sensed low / current above threshold detected

#### **H0EN — H0 Input 2-pin Hall-effect sensor Enable Bit**

This read/write bit enables the 2-pin hall-effect sensor sense circuitry. Reset clears H0EN bit.

1 = Hall-port H0 is switched on and sensed

0 = Hall-port H0 disabled

#### **H0PD — Hall-port Pull-up Disable Bit**

This read/write bit disables the H0 Pull-up resistor. Reset clears H0PD bit.

1 = Hall-port pull-up resistor on H0 disabled

0 = Hall-port pull-up resistor on H0 enabled

### **H0MS — H0 Mode Select**

These read/write bits select the mode of the H0 input Reset clears H0MS bit.

1 = H0 is 2-pin hall-sensor input

0 = H0 is general purpose input

#### **Half-bridge Outputs**

Outputs HB1:HB4 provide four low-resistive half-bridge output stages. The half-bridges can be used in H-bridge, high side or low side configurations.

Reset clears all bits in the H-bridge Output Register (HBOUT) owing to the fact that all half-bridge outputs are switched off.

HB1:HB4 output features

- Short-circuit (over-current) protection on high side and low side MOSFETs
- Current recopy feature (low side MOSFET)
- Over-temperature protection
- Over-voltage and under-voltage protection
- Active clamp on low side MOSFET





#### **Half-bridge Control**

Each output MOSFET can be controlled individually. The general enable of the circuitry is done by setting PSON in the System Control Register (SYSCTL). The HBx\_L and HBx\_H bits form one half-bridge. It is not possible to switch on both MOSFETs in one half-bridge at the same time. If both bits are set, the high side MOSFET is in PWM mode.

To avoid both MOSFETs (high side and low side) of one half-bridge being on at the same time, a break-before-make circuit exists. Switching the high side MOSFET on is inhibited as long as the potential between gate and  $V_{SS}$  is not below a certain threshold. Switching the low side MOSFET on is blocked as long as the potential between gate and source of the high side MOSFET did not fall below a certain threshold.

#### **908E621**

### **HALF-BRIDGE OUTPUT REGISTER (HBOUT)**



### *HBx\_H, HBx\_L — Half-bridge Output Switches*

<span id="page-36-0"></span>These read/write bits select the output of each half-bridge output according to [Table .](#page-36-0) Reset clears all HBx\_H, HBx\_L bits.

Reset 0 0 0 0 0 0 0 0

#### **Table 8. Half-bridge Configuration**



#### **Half-bridge PWM mode**

The PWM mode is selected by setting both HBxL and HBxH of one half-bridge to "1". In this mode, the high side MOSFET is controlled by the incoming PWM signal on the PWM pin (see **Figure 2**, [page](#page-1-0) 2).

If the incoming signal is high, the high side MOSFET is switched on.

If the incoming signal is low, the high side MOSFET is switched off.

With the current recirculation mode control bit CRM in the Half-bridge Status and Control Register (HBSCTL), the recirculation behavior in PWM mode can be controlled. If CRM is set, the corresponding low side MOSFET is switched on, if the PWM controlled high side MOSFET is off.

#### **Half-bridge Current Recopy**

Each low side MOSFET has an additional sense output to allow a current recopy feature. These sense sources are internally amplified and switched to the Analog Multiplexer.

The factor for the Current Sense amplification can be selected via the CSA bit in the A0MUCTL register (see [page](#page-30-0) 31)

CSA = "1": low resolution selected

CSA = "0": high resolution selected

#### **Half-bridge Over-temperature Protection**

The outputs are protected against over-temperature conditions. Each power output comprises two different temperature thresholds.

The first threshold is the high temperature interrupt (HTI). If the temperature reaches this threshold, the HTIF bit in the Interrupt Flag Register (IFR) is set, and an interrupt will be initiated if the HTIE bit in the Interrupt Mask register is set. In addition, this interrupt can be used to automatically turn off the power stages. This shutdown can be enabled/disabled by the HTIS0-1 Bits in the System Control Register (SYSCTL).

The high temperature interrupts flag (HTIF) is cleared (and the outputs reenabled) by writing a "1" to the HTIF flag in the Interrupt Flag Register (IFR) or by a reset. Clearing this flag has no effect as long as a high temperature condition is present.

If the HTI shutdown is disabled, a second threshold high temperature reset (HTR) will be used to turn off all power stages (HB (all Fet's), HS, HVDD, H0) in order to protect the device.

#### **Half-Bridge Over-current Protection**

The Half-bridges are protected against short to GND, VSUP, and load shorts. The over-current protection is implemented on each HB. If an over-current condition on the high side MOSFET occurs, the high side MOSFET is automatically switched off. An over-current condition on the low side MOSFET will automatically turn off the low side MOSFET. In both cases, the corresponding HBxOCF flag in the Half-bridge Status and Control Register (HBSCTL) is set.

The over-current status flag is cleared (and the corresponding half-bridge MOSFETs reenabled) by writing a "1" to the HBxOCF in the Half-bridge Status and Control Register (HBSCTL) or by a reset.

#### **Half-bridge Over-voltage/Under-voltage Protection**

The half-bridge outputs are protected against undervoltage and over-voltage conditions. This protection is done by the low and high voltage interrupt circuitry. If one of these flags (LVIF, HVIF) are set, the outputs are automatically disabled when the VIS bit in the System Control Register (SYSCTL) is cleared.

The over-voltage and under-voltage status flags are cleared (and the outputs reenabled) by writing a "1" to the LVIF / HVIF flags in the Interrupt Flag Register (IFR), or by a reset. Clearing this flag has no effect as long as the high voltage or low voltage condition is still present.

### **Half-bridge Status and Control Register (HBSCTL)**



*Register Name and Address: HBSCTL - \$03*

#### **CRM — Current Recirculation Mode bit**

This read/write bit selects the recirculation mode during PWM. Reset clears the CRM bit.

- 1 = recirculation via switched on low side MOSFET
- 0 = recirculation via low side freewheeling diode

#### **HBxOCF — Half-bridges Over-current Flag Bit**

This read/write bit indicates that an over-current condition on either the LS or the HS FET on HBx has occurred.

Clear HBxOCF and enable half-bridge by writing a logic [1] to HBxOCF. Writing a logic [0] to HBxOCF has no effect. Reset clears the HBxOCF bit.

- 1 = over-current condition on HBx occurred
- 0 = no over-current condition on HBx

#### **High Side Drivers**

The high side outputs are low resistive high side switches, targeted for driving lamps. The high sides are protected against over-temperature, over-current, and over-voltage/ under-voltage.





### **HIGH SIDE OPERATING MODES**

The high side outputs are enabled if the PSON bit in the System Control Register (SYSCTL) is set.

Each high side output is permanently switched on, if the HSxON bit in the High Side Output Register (HSOUT) is set.

PWM control of the output is enabled, if the HSxPWM bit High Side Output Register (HSOUT) is set. In this operating mode, the high side MOSFET is on if the input PWM signal (PWM pin) is high.

The following table shows the behavior of the high side MOSFETs depending on the HSONx and PWMHSx bits.





#### **High Side Over-voltage / Under-voltage Protection**

The outputs are protected against under /over-voltage conditions. This protection is done by the low and high voltage interrupt circuitry. If an over /under-voltage condition is detected (LVIF / HVIF), and Bit VIS in the High Side Status Register is cleared, the output is disabled.

The over /under-voltage status flags are cleared (and the output reenabled), by writing a logic [1] to the LVIF / HVIF

flags in the Interrupt Flag Register, or by reset. Clearing this flag has no effect as long as a high or low voltage condition is present.

### **HIGH SIDE OVER-TEMPERATURE PROTECTION**

The outputs are protected against over-temperature conditions.

Each power output comprises two different temperature thresholds.

The first threshold is the high temperature interrupt (HTI). If the temperature reach this threshold, the HTI bit in the interrupt flag register is set and an interrupt will be generated, if the HTIE bit in the interrupt mask register is set. In addition, this interrupt can be used to automatically turn off the power stages (all high sides, on Half-bridges just the high side FET's). This shutdown can be enabled/disabled by the HTIS0 bit.

The high temperature interrupts flag (HTIE) is cleared (and the outputs reenabled) by writing a logic [1] to the HTIF flag in the Interrupt Status Register, or by reset. Clearing this flag has no effect as long as a high temperature condition is present.

If the HTIS shutdown is disabled, a second threshold (HTR) will be used to turn off all power stages (HB (all Fet's), HS, HVDD, H0) in order to protect the device.

#### **High Side Over-current Protection**

The HS outputs are protected against over-current. When the over-current limit is reached, the output will be automatically switched off and the over-current flag is set.

Due to the high inrush current of bulbs, a special feature was implemented to avoid a over-current shutdown during this inrush current. If a PWM frequency will be supplied to the PWM input during the switch on of a bulb, the inrush current will be limited to the over-current shutdown limit. This means, if the current reaches the over-current shutdown, the high side will be switched off, but each rising edge on the PWM input will enable the driver again. The duty cycle supplied by the MCU has no influence on the switch-on time of the high side driver.

In order to distinguish between a shutdown due to an inrush current or a real shutdown, the software checks if the over-current status flag (HSxOCF) in the High Side Status register is set beyond a certain period of time.



 **Figure 24. Inrush Current Limitation on HS Outputs**

### <span id="page-39-0"></span>**High Side Current Recopy**

Each High Side has an additional sense output to allow a current recopy feature. This sense source is internally connected to a shunt resistor. The drop voltage is amplified and switched to the Analog Multiplexer.

#### **Switchable HVDD Outputs**

The HVDD pin is a switchable 5.0 V output pin. It can be used for driving external circuitry, which requires a 5.0 V voltage. The output is enabled with the PSON bit in the System Control register, and can be switched on / off with the HVDD ON bit in the High Side Out register. Low or high voltage conditions (LVIF / HVIF) will have no influence on this circuitry.

### **HVDD Over-temperature Protection**

The output is protected against over-temperature conditions.

### **HVDD Over-current Protection**

The HVDD output is protected against over-current. In case the current reaches the over-current limit, the output current will be limited, and the HVDDOCF over-current flag in the System Status register is set.

## **HIGH SIDE OUT REGISTER (HSOUT)**

#### **Register Name and Address: HSOUT - \$02**



### **HVDD-ON — HVDD On Bit**

This read/write bit enables the HVDD output. Reset clears HVDDON bit.

- 1 = HVDD enabled
- 0 = HVDD disabled

#### **HSxON — High Side on/off Bits**

These read/write bits turn on the High Side Fet's permanently. Reset clears the HSxON bits.

1 = High Side x is turned on

 $0 =$  High Side x is turned off

#### **HSxPWM — High Side PWM on/off Bits**

These read/write bits enable the PWM control of the High Side Fet's. Reset clears the HSxPWM bits.

- 1 = High Side x is controlled by PWM input signal
- 0 = High Side x is not controlled by PWM input signal

#### **High Side Status Register (HSSTAT)**

#### **Register Name and Address: HSSTAT - \$04**



#### **HSxOCF — High Side Over-current Flag Bit**

This read/write flag is set by an over-current condition at the high side drivers x. Clear HSxOCF and enable the HS Driver by writing a logic [1] to HSxOCF. Writing a logic [0] to HSxOCF has no effect. Reset clears the HSxOCF bit.

- 1 = over-current condition on high side drivers has occurred
- $0 =$  no over-current condition on high side drivers has occurred

### **HVDDOCF — HVDD Output Over-current Flag Bit**

This read/write flag is set by an over-current condition at HVDD pin. Clear HVDDOCF and enable the output by writing a logic [1] to the HVDDOCF Flag. Writing a logic [0] to HVDDOCF has no effect. Reset clears the HVDDOCF bit.

- 1 = over-current condition on VDD output has occurred
- 0 = no over-current condition on VDD output has occurred

#### **System Control Register (SYSCTL)**



**Register Name and Address: SYSCTL - \$00**

#### **PSON — Power Stages On Bit**

This read/write bit enables the power stages (half-bridges, high sides, LIN transmitter, A0 Current Sources and HVDD output). Reset clears the PSON bit.

- 1 = power stages enabled
- 0 = power stages disabled

#### **STOP — Change to STOP Mode Bit**

This write bit instructs the chip to enter Stop mode (See [Operational Modes on page 24\)](#page-23-1). Reset or CPU interrupt requests clear the STOP bit.

 $1 = go to Stop mode$ 

 $0 = not$  in stop mode

In order to safely enter Stop mode, all other bits (Bit7-Bit2) have to be "0". Otherwise the STOP command will not execute.

### **SLEEP — Change to SLEEP Mode Bit**

This write bit instructs the chip to enter Sleep mode [\(See](#page-23-1)  [Operational Modes on page 24\)](#page-23-1). Reset or CPU interrupt requests clear the SLEEP bit.

- 1 = go to Sleep mode
- $0 = not$  in sleep mode

In order to safely enter Sleep mode all other bits (Bit7-Bit2) have to be "0". Otherwise the SLEEP command will not execute.

#### **HTIS0-1 — High Temperature Interrupt Shutdown Bits**

This read/write bit selects the power stage behavior at High Temperature Interrupt (HTI). Reset clears the HTIS0-1 bits.

The HTIS0 bit selects the behavior of the high side HS1:3 and the high side FET of the half-bridges HB1:4.

- 1 = automatic HTI shutdown of the high side drivers disabled
- 0 = automatic HTI shutdown of the high side drivers enabled

The HTIS1 bit selects the behavior of the low side drivers of the half-bridges HB1:4.

- 1 = automatic HTI shutdown of the low side drivers disabled
- 0 = automatic HTI shutdown of the low side drivers enabled

The user has to take care to protect the device against thermal destruction!

#### **VIS — Over/Under-voltage Interrupt Shutdown**

This read/write bit selects the power stage behavior at LVI/ HVI. Reset clears the VIS bit.

- 1 = automatic LVI/HVI shutdown disabled
- 0 = automatic LVI/HVI shutdown enabled

#### **SRS0-1 — LIN Slew Rate Select Bits**

These read/write bits enable the user to select the appropriate LIN slew rate for different Baudrate configurations. Reset clears the SRS1:0 bits.

**908E621**

#### **Table 10. LIN Slew Rate Selection Bits**



The high speed slew rates are used, for example, for programming via the LIN, and are not intended for use in the application.

### **System Status Register (SYSSTAT)**





#### **LINCL — LIN Current Limitation Bit**

This read only bit is set if the LIN transmitter operates in current limitation region. Due to excessive power dissipation in the transmitter, the driver will be automatically turned off after a certain time.

- 1 = transmitter operating in current limitation region
- 0 = transmitter not operating in current limitation region

#### **HTIF— Over-temperature Status Bit**

This read only bit is a copy of the HTIF bit in the Interrupt Flag register

- 1 = over-temperature condition
- 0 = no over-temperature condition

#### **VF — Voltage Failure Bit**

This read only bit indicates that the supply voltage was out of the allowed range. The bit is set if either the LVIF or the HVIF in the Interrupt Flag register is set.

- 1 = low/high voltage condition detected
- 0 = no voltage failure condition detected



 **Figure 25. VF Flag Generation**

#### **H0F — H0 Failure Bit**

This read only bit is a copy of the H0OCF bit in the H0/L0 Status and Control Register (HLSCTL)

- 1 = over-current detected on H0
- 0 = no over-current on H0

#### **908E621**

### **HVDDF— HVDD Failure Bit**

This read only bit is a copy of the HVDDOCF bit in the High Side Status register

- 1 = HVDD pin fail
- 0 = HVDD normal operating

### **HSF— HS1:3 Failure Bit**

This read only bit is set if a fail condition on one of the high side outputs is present

 $1 = HS1:3$  pin fail 0 = HS1:3 normal operating



 **Figure 26. HSF Flag Generation**

#### **HBF— HB1:4 Failure Bit**

This read only bit is set if a fail condition on one of the halfbridge outputs is present.

1 = HB1:4 pin over-current fail

0 = HB1:4 normal operating



 **Figure 27. HBF Flag Generation**

### **WINDOW WATCHDOG**

The window watchdog is used to supervise the device, and to recover from, e.g. code runaways, or similar conditions.

The use of a window watchdog adds additional safety, as the watchdog clear has not only to occur, but be done at a certain time frame / window.

#### **Normal mode**

The window watchdog function is only available in Normal mode, and is halted in Stop and Sleep mode. On setting the WDRE bit, the watchdog functionality is activated. Once this function is enabled, it is not possible to disable it via software. Reset clears the WDRE bit.

To prevent a Watchdog reset, the Watchdog timer has to be cleared in the Window Open frame. This is done by writing a logic "1" to the WDRST bit in the Watchdog Control register (WDCTL). The actual reset of the watchdog counter occurs at the end of the corresponding SPI transmission, with the rising edge of the SS signal.

If the watchdog is enabled, it will generate a system reset, if the timer has reached its end value, or if a watchdog reset (WDRST) has occurred in the closed window.

The watchdog period can be selected with 2 bits in the WDCTL, in order to get 10ms, 20ms, 40ms and 80ms period.



 **Figure 28. Window Watchdog Period**

#### **Stop mode**

Operations of the watchdog function is halted in stop mode (counter/oscillator stopped). After wake-up, the watchdog timer is automatically cleared, in order to give the MCU the full time to reset the watchdog.

#### **Sleep mode**

Operations of the watchdog function is halted in sleep mode. Because the main voltage regulator asserts an LVR reset, the Watchdog functionality is disabled, and the WDRE bit is cleared as soon as sleep mode is entered. To re-enable this function bit WDRE has to be set after wake-up.

#### **Watchdog Control Register (WDCTL)**

**Register Name and Address: WDCTL - \$0B**



#### **WDRE - Watchdog Reset Enable Bit**

This read/write (write once) bit activates the watchdog. The WDRE can only be set and can not be cleared by software. Reset clears the WDRE bit.

### **908E621 SERIAL PHERIPHERAL INTERFACE (SPI)**

The Serial Peripheral Interface (SPI) creates the communication link between the MCU and the analog die.

The interface consists of four pins

• MOSI - Master Out Slave In (internal pulldown)

- 1 = Watchdog enabled
- 0 = Watchdog disabled

#### **WDP1:0 - Watchdog Period Select Bits**

This read/write bit select the clock rate of the Watchdog. Reset clears the WDP1:0 bits.





#### *WDRST - Watchdog Reset Bit*

This write only bit resets the Watchdog. Write a logic [1] to reset the watchdog timer.

1 = Reset WD and restart timer

 $0 = no$  effect

#### **Voltage Regulator**

The 908E621 contains a low power, low drop voltage regulator, to provide internal power and external power for the MCU. The on-chip regulator consist of two elements, the main regulator and the low voltage reset circuit.

The  $V_{DD}$  regulator accepts an unregulated input supply and provides a regulated  $V_{DD}$  supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin to provide the 5.0 V to the microcontroller.

#### **Run mode**

During RUN mode the main voltage regulator is on. It will provide a regulated supply to all digital sections.

### **STOP mode**

During STOP mode, the Stop mode regulator will take care of suppling a regulated output voltage. The Stop mode regulator has a limited output current capability.

### **SLEEP mode**

In Sleep mode, the main voltage regulator external,  $V_{DD}$ is turned off and the LVR circuitry will force the  $\overline{\text{RST}}$  A pin low.

### *LOGIC COMMANDS AND REGISTERS*

- MISO Master In Slave Out
- SPSCK Serial Clock (internal pulldown)
- $\cdot$   $\overline{SS}$  Slave Select (internal pullup)

A complete data transfer via the SPI, consists of 2 bytes. The master sends address and data, the slave returns system status and the data of the selected address.



 **Figure 29. SPI Protocol**

- During the inactive phase of  $\overline{SS}$ , the new data transfer will be prepared. The falling edge on the  $\overline{SS}$  line. indicates the start of a new data transfer (framing), and puts MISO in the low impedance mode. The first valid data are moved to MISO with the rising edge of SPSCK.
- The MOSI, MISO will change data on a rising edge of SPSCK.
- The MOSI, MISO will be sampled on a falling edge of SPSCK.
- The data transfer is only valid, if exactly 16 sample clock edges are present in the active phase of SS.
- After a write operation, the transmitted data will be latched into the register by the rising edge of SS.
- Register read data is internally latched into the SPI at the time when the parity bit is transferred
- $\overline{SS}$  high will force MISO to high-impedance

#### **Master Address Byte**

### **A4 - A0**

Includes the address of the desired register.

### **R/W**

Includes the information, if it is a read or a write operation.

- If R/ $\overline{W}$  = 1 (read operation), the second byte of master contains no valid information, and the slave just transmits back register data.
- $\cdot$  If R/W = 0 (write operation), the master sends data to be written in the second byte, the slave sends concurrently contents of selected register prior to write operation,

and the write data is latched in the *SMARTMOS* registers on rising edge of SS.

### **Parity P**

Completes the total number of 1 bits of (R/W,A[4-0]) to an even number. e.g. (R/W,A[4-0]) = 100001 -> P0 = 0.

The parity bit is only evaluated during a write operations and ignored for read operations.

### **Bit X**

Not used

## **Master Data Byte**

This byte includes data to be written, or no valid data, during a read operation.

#### **Slave Status Byte**

This byte always includes the contents of the system status register (\$0C), independent if it is a write or read operation, or which register was selected.

#### **Slave Data Byte**

This byte includes the contents of selected register, during a write operation, it includes the register content prior to the write operation.

### **SPI REGISTER OVERVIEW**

[Table](#page-44-0) 12 summarizes the SPI Register addresses and the bit names of each register.

## <span id="page-44-0"></span>**Table 12. SPI Register Overview**



### **FACTORY TRIMMING AND CALIBRATION**

To enhance the ease-of-use of the 908E621, various parameters (e.g. ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the "empty" (\$FF) state:

- \$FD80:\$FDDF Trim and Calibration Values
- \$FFFE:\$FFFF Reset Vector

In the event the application uses these parameters, one has to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used.

#### **Trim Values**

The usage of the trim values located in the flash memory are explained through the following:

#### **Internal Clock Generator (ICG) Trim Value**

The internal clock generator (ICG) module is used to create a stable clock source for the microcontroller without using any external components. The untrimmed frequency of the low frequency base clock (IBASE), will vary as much as ±25 percent due to process, temperature, and voltage dependencies. To compensate these dependencies, an ICG trim value is located at address \$FDC2. After trimming, the ICG has a typ. range of ±2% (±3% max.), at nominal conditions (filtered (100nF), stabilized (4.7  $\mu$ F) V<sub>DD</sub> = 5.0 V, TAMBIENT~25 °C), and will vary over temperature and voltage  $(V<sub>DD</sub>)$  as indicated in the 68HC908EY16 datasheet.

To trim the ICG, this value has to be copied to the ICG Trim Register ICGTR at address \$38 of the MCU.

**Important:** The value must be copied after every reset.

#### Window Range Period Select bits **Natchdog Period t\_wd Net** Effective Open Window Net Coptimal Clear Interval **\$FDCF WDP1:0 min. max. Unit t\_open t\_closed Unit t\_opt Unit max. variation**  $\overline{0}$ 00 68 92 ms 46 68 ms 57 ms ±19.3% 01 | 34 | 46 | | 23 | 34 | | 28.5 10 | 17 | 23 | | 11.5 | 17 | | 14.25 11 | 8.5 | 11.5 | | 5.75 | 8.5 | | 7.125 1 00 92 124 ms 62 | 92 ms 77 ms ±19.5% 01 | 46 | 62 | | 31 | 46 | | 38.5 10 | 23 | 31 | | 15.5 | 23 | | 19.25 11 | 11.5 | 15.5 | | 17.75 | 11.5 | | | 9.625 2 00 52 68 ms 34 52 ms 43 ms  $\pm 20.9\%$ 01 | 26 | 34 | | 17 | 26 | | | 21.5 10 | 13 | 17 | | 8.5 | 13 | | 10.75 11 | 6.5 | 8.5 | | 4.25 | 6.5 | | 5.375

### <span id="page-45-1"></span>**Table 13. Window Clear Interval**

### <span id="page-45-0"></span>**Watchdog Period Range Value (AWD Trim)**

The window watchdog supervises device recovery (e.g. from code runaways).

The application software has to clear the watchdog within the open window. Due to the high variation of the watchdog period, and therefore the reduced width of the watchdog window, a value is stored at address \$FDCF. This value classifies the watchdog period into 3 ranges (Range 0, 1, 2). This allows the application software to select one of three time intervals to clear the watchdog, based on the stored value. The classification is done, so that the application software can have up to ±19% variations of the optimal clear interval (e.g. caused by ICG variation).

#### **Effective Open Window**

Having a variation in the watchdog period in conjunction with a 50% open window, results in an effective open window, which can be calculated by:

latest window open time:  $t$  open =  $t$  wd max / 2 earliest window closed time:  $t$  closed =  $t$  wd min

### **Optimal Clear Interval**

The optimal clear interval, meaning the clear interval with the biggest possible variation to latest window open time, and to the earliest window closed time, can be calculated with the following formula:

t\_opt = t\_open + (t\_open+t\_closed) / 2

See [Table](#page-45-1) 13 to select the optimal clear interval for the watchdog based on the Window No. and chosen period.

### **Analog Die System Trim Values**

For improved application performance, and to ensure the outlined datasheet values, the analog die needs to be trimmed. For this purpose, 3 trim values are stored in the Flash memory at addresses \$FDC4 - \$FDC6. These values have to be copied into the analog die SPI registers:

- copy \$FDC4 into SYSTRIM1 register \$0F
- copy \$FDC5 into SYSTRIM2 register \$10
- copy \$FDC6 into SYSTRIM3 register \$11

**Note:** These values must be copied to the respective SPI register after a reset, to ensure proper trimming of the device.

#### **System Test Register (SYSTEST)**



The System Test Register is reserved for production testing and is not allowed to be written to.

#### **System Trim Register 1 (SYSTRIM1)**



**HVDDT1:0 - HVDD Over-current Shutdown Delay Bits**

These read/write bits allow changes to the filter time (for capacitive load) for HVDD over-current detection. Reset clears the HVDDT1:0 bits and sets the delay to the maximum value.

**Table 14. HVDD Over-current Shutdown Selection Bits**

<b>HVDDT1</b>	<b>HVDDT0</b>	<b>Typical Delay</b>
		$950 \mu s$
		$536 \mu s$
		$234 \mu s$
		$78 \mu s$

#### **ITRIM3:0 - IRef Trim Bits**

These write only bits are for trimming the internal current references IRef (also A0, A0CST). The provided trim values have to be copied into these bits after every reset. Reset clears the ITRIM3:0 bits.





#### **System Trim Register 2 (SYSTRIM2)**

**Register Name and Address: IFBHBTRIM - \$10**

	Bit7					Bit <sub>0</sub>
Read						
Write	CRHBHC1	CRHBHC0			CRHB5 CRHB4 CRHB3 CRHB2 CRHB1 CRHB0	
Reset						

#### **CRHBHC1:0 - Current Recopy HB1:2 Trim Bits**

These write only bits are for trimming the current recopy of the half-bridge HB1 and HB2 (CSA=0). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHBHC1:0 bits.





#### **CRHB5:3 - Current Recopy HB3:4 Trim Bits**

These write only bits are for trimming the current recopy of the half-bridge HB3 and HB4 (CSA=1). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHB5:3 bits.

CRHB5	CRHB4	CRHB3	Adjustment
ŋ			
0	n		$-5%$
ŋ			$-10%$
n			$-15%$
	n	n	reserved
	n		5%
			10%
			15%

**Table 17. Current Recopy Trim for HB3:4 (CSA=1)**

#### **CRHB2:0 - Current Recopy HB1:2 Trim Bits**

These write only bits are for trimming the current recopy of the half-bridge HB1 and HB2 (CSA=1). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHB2:0 bits.

**Table 18. Current Recopy Trim for HB1:2 (CSA=1)**

CRHB <sub>2</sub>	CRHB1	<b>CRHB0</b>	<b>Adjustment</b>
n	n	n	
ŋ	n		$-5%$
ŋ		n	$-10%$
ŋ			$-15%$
	n	n	reserved
	n		5%
		n	10%
			15%

#### **System Trim Register 3 (SYSTRIM3)**

**Register Name and Address: IFBHSTRIM - \$11**

	Bit7					Bit <sub>0</sub>
Read		0	0			
Write	C <sub>3</sub>	CRHBH CRHBH CRHS5 CRHS4 CRHS3 CRHS2 CRHS1 CRHS0 C <sub>2</sub>				
Reset						

#### **CRHBHC3:2 - Current Recopy HB3:4 Trim Bits**

These write only bits are for trimming the current recopy of the half-bridge HB3 and HB4 (CSA=0). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHBHC3:2 bits.

#### **Current Recopy Trim for HB3:4 (CSA=0)**



#### **CRHS5:3 - Current Recopy HS2:3 Trim Bits**

These write only bits are for trimming the current recopy of the high side HS2 and HS3. The provided trim values have to be copied into these bits after every reset. Reset clears the CRHS5:3 bits.

**Table 19. Current Recopy Trim for HS2:3**

CRHS5	CRHS4	<b>CRHS3</b>	Adjustment
n			
			$-5%$
0		n	$-10%$
ი			$-15%$
	n	U	reserved
			5%
			10%
			15%

#### **CRHS2:0 - Current Recopy HS1 Trim Bits**

These write only bits are for trimming the current recopy of the high side HS1. The provided Trim values have to be copied into these bits after every reset. Reset clears the CRHS2:0 bits.

#### **Current Recopy Trim for HS1**



# **TYPICAL APPLICATIONS**

## **DEVELOPMENT SUPPORT**

As the 908E621 has the MC68HC908EY16 MCU embedded, typically all the development tools available for the MCU also apply for this device. However, due to the additional analog die circuitry and the nominal +12 V supply voltage, some additional items have to be considered:

- nominal 12 V rather than the 5.0 or 3.0 V supply
- high voltage  $V_{TST}$  might be applied not only to  $\overline{IRQ}$  pin, but **IRQ** A pin
- MCU monitoring (Normal request timeout) has to be disabled

For a detailed information on the MCU related development support, see the MC68HC908EY16 datasheet section development support.

The programming is principally possible at two stages in the manufacturing process, first on chip level, before the IC is soldered onto a pcb board, and second after the IC is soldered onto the pcb board.

### **Chip level programming**

At the Chip level, the easiest way is to only power the MCU with  $+5.0$  V (see **Figure 30**), and not to provide the analog chip with VSUP. In this setup, all the analog pins should be left open (e.g. VSUP[1:8]), and interconnections between the MCU and analog die have to be separated (e.g.  $\overline{IRQ}$  -  $\overline{IRQ}$  A).

This mode is well described in the MC68HC908EY16 datasheet, section development support.



### **Figure 30. Normal Monitor Mode Circuit (MCU only)**

<span id="page-48-0"></span>Of course it is also possible to supply the whole system with  $V_{SIIP}$  instead (12 V) as described in **Figure 31**, [page](#page-49-0)  $50$ .

#### **PCB level programming**

If the IC is soldered onto the pcb board, it is typically not possible to separately power the MCU with +5.0 V. The whole system has to be powered up providing  $V_{\text{SUP}}$  (see [Figure 31](#page-49-0)).



 **Figure 31. Normal Monitor Mode Circuit**

<span id="page-49-0"></span>[Table](#page-49-1) 20 summarizes the possible configurations and the necessary setups.

<span id="page-49-1"></span>

## **Table 20. Monitor Mode Signal Requirements and Options**

**Notes** 

36. PTA0 must have a pullup resistor to  $V_{DD}$  in monitor mode

37. External clock is a 4.9152 MHz, 9.8304 MHz or 19.6608 MHz canned oscillator on OCS1

38. Communication speed with external clock is depending on external clock value. Baud rate is bus frequency / 256

39.  $X =$  don't care

40. V<sub>TST</sub> is a high voltage V<sub>DD</sub> + 3.5 V  $\leq$  V<sub>TST</sub>  $\leq$  V<sub>DD</sub> + 4.5 V

### **EMC/EMI RECOMMENDATIONS**

This paragraph gives some device specific recommendations to improve EMC/EMI performance. Further generic design recommendations can be found on the Freescale web site www.freescale.com.

### **VSUP Pins (VSUP[1:8])**

It is recommended to place a high quality ceramic decoupling capacitor close to the VSUP pins to improve EMC/EMI behavior.

### **908E621**

### **LIN Pin**

For DPI (Direct Power Injection) and ESD (Electrostatic Discharge), it is recommended to place a high quality ceramic decoupling capacitor near the LIN pin. An additional varistor will further increase the immunity against ESD. A ferrite in the LIN line will suppress some of the noise induced.

### **Voltage Regulator Output Pins (VDD and VSS)**

Use a high quality ceramic decoupling capacitor to stabilize the regulated voltage.

### **MCU Digital Supply Pins (EVDD and EVSS)**

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

### **MCU Analog Supply Pins (VREFH/VDDA and VREFL/ VSSA)**

To avoid noise on the analog supply pins, it is important to take special care on the layout. The MCU digital and analog supplies should be tied to the same potential via separate traces, and connected to the voltage regulator output.

[Figure 32](#page-50-0) and [Figure 33](#page-51-0) show the recommendations on schematics and layout level, and [Table](#page-51-1) 21 indicates recommended external components and layout considerations.



<span id="page-50-0"></span> **Figure 32. EMC/EMI recommendations**



 **Figure 33. PCB Layout Recommendations**





Notes

<span id="page-51-1"></span><span id="page-51-0"></span>.

<span id="page-51-3"></span>41. Freescale does not assume liability, endorse, or want components from external manufactures that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

<span id="page-51-2"></span>42. Components are recommended to improve EMC and ESD performance.

## **PACKAGE DIMENSIONS**

**Important** For the most current revision of the package, visit *www.freescale.com* and do a keyword search on the 98A drawing number: 98ASA10712D.





EK SUFFIX (PB-FREE) 54-PIN SOICW-EP 98ASA10712D ISSUE 0





EK SUFFIX (PB-FREE) 54-PIN SOICW-EP 98ASA10712D ISSUE 0

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- $\overline{A}$  this dimension does not include mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.15 mm per side. This dimension is determined at the plane where the bottom of the lead THE PLASTIC BODY.
- $\underbrace{\mathcal{E}}_{\text{S}}$  this dimension does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 0.25 mm per side. This dimension is determined at the plane where the bottom of the lead
- $\sqrt{6}$ . This dimension does not include dambar protrusion. Allowable dambar protrusion THALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON<br>THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- $\sqrt{2}$  EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- $\sqrt{8}$  THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.3 mm FROM THE LEAD TIP.
- $\circled{9}$  THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCL
- $\Delta$  THESE DIMENSIONS DEFINE THE PRIMARY SOLDERABLE SURFACE AREA.



EK SUFFIX (PB-FREE) 54-PIN SOICW-EP 98ASA10712D ISSUE 0

# **ADDITIONAL INFORMATION**

## *THERMAL ADDENDUM (REV 1.0)*

### **INTEGRATED QUAD H-BRIDGE AND TRIPLE HIGH-SIDE DRIVER WITH EMBEDDED MCU AND LIN FOR MIRROR**

#### **Introduction**

This thermal addendum is provided as a supplement to the MM908E621 technical data sheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application and packaging information is provided in the data sheet.

### **Package and Thermal Considerations**

This MM908E621 is a dual die package. There are two heat sources in the package independently heating with  $P_1$  and  $P_2$ . This results in two junction temperatures, T<sub>J1</sub> and T<sub>J2</sub>, and a thermal resistance matrix with R<sub>θJAmn</sub>.

For  $m$ ,  $n = 1$ ,  $R_{\theta J A11}$  is the thermal resistance from Junction 1 to the reference temperature while only heat source 1 is heating with  $P_1$ .

For  $m = 1$ ,  $n = 2$ ,  $R_{\theta J A12}$  is the thermal resistance from Junction 1 to the reference temperature while heat source 2 is heating with  $\mathsf{P}_2$ . This applies to  $R_{\theta$ J<sub>21</sub> and  $R_{\theta$ J<sub>22</sub>, respectively.

$$
\begin{Bmatrix} T_{J1} \\ T_{J2} \end{Bmatrix} = \begin{bmatrix} R_{\theta J A 11} & R_{\theta J A 12} \\ R_{\theta J A 21} & R_{\theta J A 22} \end{bmatrix} \cdot \begin{Bmatrix} P_1 \\ P_2 \end{Bmatrix}
$$

The stated values are solely for a thermal performance comparison of one

package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.

#### **Standards**





<span id="page-55-0"></span>Notes:

1. Per JEDEC JESD51-2 at natural convection, still air condition.

- <span id="page-55-1"></span>2. 2s2p thermal test board per JEDEC JESD51-7and JESD51-5.
- <span id="page-55-2"></span>3. Per JEDEC JESD51-8, with the board temperature on the center trace near the power outputs.
- <span id="page-55-3"></span>4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- <span id="page-55-4"></span>5. Thermal resistance between the die junction and the exposed pad, "infinite" heat sink attached to exposed pad.







#### ADDITIONAL INFORMATION *THERMAL ADDENDUM (REV 1.0)*



 **Figure 35. Thermal Test Board**

### **Device on Thermal Test Board**



### **Table 23. Thermal Resistance Performance**



 $R_{\theta JA}$  is the thermal resistance between die junction and ambient air.

 $R_{\theta$ JSmn is the thermal resistance between die junction and the reference location on the board surface near a center lead of the package. This device is a dual die package. Index *m* indicates the die that is heated. Index *n* refers to the number of the die where the junction temperature is sensed.

**908E621**







 **Figure 37. Transient Thermal Resistance R**θ**JA (1.0 W Step Response) Device on Thermal Test Board Area A = 600 (mm<sup>2</sup>** )

# **REVISION HISTORY**



#### *How to Reach Us:*

**Home Page:**  freescale.com

**Web Support:**  freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.



Document Number: MM908E621 Rev. 6.0 4/2012