




Features

- EDGE Large Signal Polar Modulation Compatible
- Power Margin for Flexible Tuning
- GSM850 Efficiency: 54%
- EGSM900 Efficiency: 56%
- DCS1800 Efficiency: 49%
- PCS1900 Efficiency: 51%
- Low Harmonic Power
- 2.6A Current Limiter Reduces Peak Power and Current into VSWR
- Low Switching Spectrum into VSWR
- Industry Standard 5 mmx5 mm Footprint
- Simple Application Circuitry
- Proven PowerStar® Architecture

Applications

- Battery Powered 2G – 3G Handsets
- GMSK/EDGE Large Signal Polar Modulation Transceivers
- Multislot Class 12 Products (4 Transmit Timeslots)



Functional Block Diagram

Product Description

The RF3225 is a high-power, high-efficiency power amplifier module with integrated power control. This device is self-contained with 50Ω input and output terminals. The device is designed for use as the GMSK/EDGE power amplifier portion of the transmit chain in 2.5 and 3G transceivers supporting GMSK and/or Polar EDGE in GSM850, EGSM900, DCS, and PCS bands. The RF3225 high performance power amplifier module offers mobile handset designers a compact, easy-to-use, front end component for quick integration into multimode, multi-band systems.

Ordering Information

RF3225	Quad-Band GMSK Polar EDGE Power Amp Module
RF3225SB	Power Amp Module 5-Piece Sample Pack
RF3225PCBA-410	Fully Assembled Evaluation Board

Optimum Technology Matching® Applied

- | | | | |
|--|--------------------------------------|---|------------------------------------|
| <input checked="" type="checkbox"/> GaAs HBT | <input type="checkbox"/> SiGe BiCMOS | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET | <input type="checkbox"/> Si BiCMOS | <input checked="" type="checkbox"/> Si CMOS | <input type="checkbox"/> BiFET HBT |
| <input type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT | <input type="checkbox"/> Si BJT | <input type="checkbox"/> LDMOS |

RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	-0.5 to +6.0	V
Supply Voltage in Idle Mode	-0.5 to +6.0	V
Supply Voltage in Operating Mode; Operation time less than 100ms; $V_{RAMP} \leq 1.6V$	-0.5 to +6.0	V
DC Continuous current during burst	2.6	A
Power Control Voltage (V_{RAMP})	-0.5 to 1.8	V
RF Input Power	12	dBm
Duty Cycle at rated power; Period=4.6ms	50	%
Output Load (See Ruggedness Specification)	10:1	VSWR
Operating Temperature	-30 to +85	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
General Operating Conditions					
Operating Temperature	-20	25	85	°C	Recommended operating range
V_{BATT} Supply Voltage	3.0	3.6	4.6	V	Recommended operating range
V_{BATT} Supply Current					
Standby		0.1	10	uA	TXEN Low
Operating at Current Limit			2600	mA	
V_{RAMP} Input					Analog control voltage
GMSK Operation	0.2		1.6	V	V_{RAMP} voltage controls saturated power
EDGE Operation	0.2		1.6	V	V_{RAMP} voltage controls saturated power and amplitude modulation
Impedance	50K Ω		5pF		$Z=50k\Omega//5pF$
TXEN					Logic control voltage
Logic Low Voltage	0	0	0.5	V	
Logic High Voltage	1.3	2.0	3.0	V	
Logic High Current		0.1		uA	
BS					Logic control voltage selects band
Logic Low Voltage	0	0	0.5	V	
Logic High Voltage	1.3	2.0	3.0	V	
Logic High Current		0.1		uA	
RF Input and Output Impedance		50		Ω	Pins 1, 8, 9, 16

Mode	BS (Band Select)	TX_EN (Transmit Enable)	V_{RAMP}
Standby	X	0	X
TXLB	0	1	>0.25
TXHB	1	1	>0.25

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM850 Band GMSK Parameters					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXLB, GSM timeslots ≤ 2, P _{IN} = 3 dBm, V _{RAMP} = Max
Operating Frequency	824		849	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 6.5 dBm to Max
Maximum Output Power (Nominal)	34.5	36.4		dBm	P _{IN} = 3 dBm, Temp = +25 °C, V _{BATT} = 3.6V
Maximum Output Power (Extreme)	32.5	33.6		dBm	P _{IN} = 0 dBm, Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max Power)	46	54		%	
Power Added Efficiency (Rated Power)		43		%	P _{OUT} = 34.5 dBm
Peak Supply Current (Rated Power)		1800		mA	P _{OUT} = 34.5 dBm
Peak Supply Current (Low Power)		130		mA	P _{OUT} = 6.5 dBm
Receive Band Noise Power					P _{OUT} ≤ 34.5 dBm, Bandwidth = 100 kHz
869 - 894 MHz (CEL)		-82	-80	dBm	20 MHz noise
1930 - 1990 MHz (PCS)		-118	-105	dBm	Out of band noise
Harmonics					P _{OUT} ≤ 34.5 dBm
2Fo		-25	-10	dBm	
3Fo		-33	-15	dBm	
4Fo to 12.75 GHz		-25	-15	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)			-36	dBm	Output Load VSWR = 6:1, All phase angles, P _{IN} = 0 to 6 dBm, V _{RAMP} ≤ V _{RAMP_RP}
Ruggedness Under Load Mismatch	No damage or permanent degradation to device				Output Load VSWR = 10:1, All phase angles, Temp = -20 °C to +85 °C, V _{BATT} = 3.0 to 4.6V, V _{RAMP} ≤ V _{RAMP_RP}
Forward Isolation 1		-45	-30	dBm	Mode = Standby, P _{IN} = Max, V _{RAMP} = Min
Forward Isolation 2		-22	-15	dBm	Mode = TXLB, P _{IN} = Max, V _{RAMP} = Min
Fundamental Cross Coupling		-19	+5	dBm	Measured at HB_RFOUT, Mode = TXLB, V _{RAMP} ≤ V _{RAMP_RP}
2Fo, 3Fo, Harmonic Cross Coupling		-43	-25	dBm	Measured at HB_RFOUT, Mode = TXLB, V _{RAMP} ≤ V _{RAMP_RP}

Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 34.5 dBm at Output load = 50Ω, V_{BATT} = 3.6V, Temperature = 25 °C, P_{IN} = 3 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM850 Band 8PSK Parameters (Large Signal Polar)					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXLB, GSM timeslots ≤ 2, P _{IN} = 3 dBm
Operating Frequency	824		849	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 6.5 dBm to Max
Maximum 8PSK Average Output Power (Nominal)	28.5			dBm	Temp = +25 °C, V _{BATT} = 3.6V
Maximum 8PSK Average Output Power (Extreme)	26.5			dBm	Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max 8PSK Power)		22		%	P _{OUT} = 28.5 dBm
Peak Supply Current (Max 8PSK Power)		890		mA	P _{OUT} = 28.5 dBm
Peak Supply Current (Low 8PSK Power)		130		mA	P _{OUT} = 6.5 dBm
V _{RAMP} Power Control Range	64	69		dB	
V _{RAMP} Loop Bandwidth	2.5	10		MHz	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm
V _{RAMP} Group Delay		35		ns	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm
V _{RAMP} Group Delay Variation	-20		20	ns	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM900 Band GMSK Parameters					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXLB, GSM timeslots ≤ 2, P _{IN} = 3 dBm, V _{RAMP} = Max
Operating Frequency	836		915	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 6.5 dBm to Max
Maximum Output Power (Nominal)	34.5	35.6		dBm	P _{IN} = 3 dBm, Temp = +25 °C, V _{BATT} = 3.6V
Maximum Output Power (Extreme)	32.3	33.0		dBm	P _{IN} = 0 dBm, Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max Power)	46	56		%	
Power Added Efficiency (Rated Power)		49		%	P _{OUT} = 34.5 dBm
Peak Supply Current (Rated Power)		1580		mA	P _{OUT} = 34.5 dBm
Peak Supply Current (Low Power)		120		mA	P _{OUT} = 6.5 dBm
Receive Band Noise Power					P _{OUT} ≤ 34.5 dBm, Bandwidth = 100 kHz
925 - 935 MHz (EGSM)		-80	-76	dBm	10 MHz noise
935 - 960 MHz (EGSM)		-82	-80	dBm	20 MHz noise
1805 - 1880 MHz (DCS)		-118	-105	dBm	Out of band noise
Harmonics					P _{OUT} ≤ 34.5 dBm
2Fo		-18	-10	dBm	
3Fo		-36	-15	dBm	
4Fo to 12.75 GHz		-33	-15	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)			-36	dBm	Output Load VSWR = 6:1, All phase angles, P _{IN} = 0 to 6 dBm, V _{RAMP} ≤ V _{RAMP_RP}
Ruggedness Under Load Mismatch	No damage or permanent degradation to device				Output Load VSWR = 10:1, All phase angles, Temp = -20 °C to +85 °C, V _{BATT} = 3.0 to 4.6V, V _{RAMP} ≤ V _{RAMP_RP}
Forward Isolation 1		-37	-30	dBm	Mode = Standby, P _{IN} = Max, V _{RAMP} = Min
Forward Isolation 2		-22	-15	dBm	Mode = TXLB, P _{IN} = Max, V _{RAMP} = Min
Fundamental Cross Coupling		-10	-5	dBm	Measured at HB_RFOUT, Mode = TXLB, V _{RAMP} ≤ V _{RAMP_RP}
2Fo, 3Fo, Harmonic Cross Coupling		-34	-25	dBm	Measured at HB_RFOUT, Mode = TXLB, V _{RAMP} ≤ V _{RAMP_RP}

Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 34.5 dBm at Output load = 50Ω, V_{BATT} = 3.6V, Temperature = 25 °C, P_{IN} = 3 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM900 Band 8PSK Parameters (Large Signal Polar)					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXLB, GSM timeslots ≤ 2, P _{IN} = 3 dBm
Operating Frequency	880		915	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 6.5 dBm to Max
Maximum 8PSK Average Output Power (Nominal)	28.5			dBm	Temp = +25 °C, V _{BATT} = 3.6V
Maximum 8PSK Average Output Power (Extreme)	26.5			dBm	Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max 8PSK Power)		24.5		%	P _{OUT} = 28.5 dBm
Peak Supply Current (Max 8PSK Power)		800		mA	P _{OUT} = 28.5 dBm
Peak Supply Current (Low 8PSK Power)		130		mA	P _{OUT} = 6.5 dBm
V _{RAMP} Power Control Range	64	68		dB	
V _{RAMP} Loop Bandwidth	2.5	10		MHz	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm
V _{RAMP} Group Delay		35		ns	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm
V _{RAMP} Group Delay Variation	-20		20	ns	6.5 dBm ≤ P _{OUT} ≤ 28.5dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM1800 Band GMSK Parameters					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXHB, GSM timeslots ≤ 2, P _{IN} = 3 dBm, V _{RAMP} = Max
Operating Frequency	1710		1785	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 2.0 dBm to Max
Maximum Output Power (Nominal)	32.0	33.4		dBm	P _{IN} = 3 dBm, Temp = +25 °C, V _{BATT} = 3.6V
Maximum Output Power (Extreme)	30.0	30.8		dBm	P _{IN} = 0 dBm, Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max Power)	41	49		%	
Power Added Efficiency (Rated Power)		42		%	P _{OUT} = 32.0 dBm
Peak Supply Current (Rated Power)		1050		mA	P _{OUT} = 32.0 dBm
Peak Supply Current (Low Power)		120		mA	P _{OUT} = 2.0 dBm
Receive Band Noise Power					P _{OUT} ≤ 32.0 dBm, Bandwidth = 100 kHz
925 - 960 MHz (EGSM)		-98	-90	dBm	Out of band noise
1805 - 1880 MHz (DCS)		-86	-80	dBm	20MHz noise
Harmonics					P _{OUT} ≤ 32.0 dBm
2Fo		-38	-10	dBm	
3Fo		-20	-15	dBm	
4Fo to 12.75 GHz		-22	-15	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)			-36	dBm	Output Load VSWR = 6:1, All phase angles, P _{IN} = 0 to 6 dBm, V _{RAMP} ≤ V _{RAMP_RP}
Ruggedness Under Load Mismatch	No damage or permanent degradation to device				Output Load VSWR = 10:1, All phase angles, Temp = -20 °C to +85 °C, V _{BATT} = 3.0 to 4.6V, V _{RAMP} ≤ V _{RAMP_RP}
Forward Isolation 1		-45	-30	dBm	Mode = Standby, P _{IN} = Max, V _{RAMP} = Min
Forward Isolation 2		-24	-15	dBm	Mode = TXLB, P _{IN} = Max, V _{RAMP} = Min

Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 32.0 dBm at Output load = 50Ω, V_{BATT} = 3.6V, Temperature = 25 °C, P_{IN} = 3 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM1800 Band 8PSK Parameters (Large Signal Polar)					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXHB, GSM timeslots ≤ 2, P _{IN} = 3 dBm
Operating Frequency	1710		1785	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 2 dBm to Max
Maximum 8PSK Average Output Power (Nominal)	28			dBm	Temp = +25 °C, V _{BATT} = 3.6V
Maximum 8PSK Average Output Power (Extreme)	26			dBm	Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max 8PSK Power)		26		%	P _{OUT} = 28 dBm
Peak Supply Current (Max 8PSK Power)		670		mA	P _{OUT} = 28 dBm
Peak Supply Current (Low 8PSK Power)		100		mA	P _{OUT} = 2 dBm
V _{RAMP} Power Control Range	67	77		dB	
V _{RAMP} Loop Bandwidth	2.5	10		MHz	2 dBm ≤ P _{OUT} ≤ 28dBm
V _{RAMP} Group Delay		35		ns	2 dBm ≤ P _{OUT} ≤ 28dBm
V _{RAMP} Group Delay Variation	-20		20	ns	2 dBm ≤ P _{OUT} ≤ 28dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM1900 Band GMSK Parameters					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXHB, GSM timeslots ≤ 2, P _{IN} = 3 dBm, V _{RAMP} = Max
Operating Frequency	1850		1910	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 2.0 dBm to Max
Maximum Output Power (Nominal)	32.0	32.8		dBm	P _{IN} = 3 dBm, Temp = +25 °C, V _{BATT} = 3.6V
Maximum Output Power (Extreme)	29.5	30.4		dBm	P _{IN} = 0 dBm, Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max Power)	45	51		%	
Power Added Efficiency (Rated Power)		47		%	P _{OUT} = 32.0 dBm
Peak Supply Current (Rated Power)		940		mA	P _{OUT} = 32.0 dBm
Peak Supply Current (Low Power)		120		mA	P _{OUT} = 2.0 dBm
Receive Band Noise Power					P _{OUT} ≤ 32.0 dBm, Bandwidth = 100 kHz
869 - 894 MHz (EGSM)		-104	-98	dBm	Out of band noise
1930 - 1990 MHz (DCS)		-88	-80	dBm	20 MHz noise
Harmonics					P _{OUT} ≤ 32.0 dBm
2Fo		-28	-10	dBm	
3Fo		-25	-15	dBm	
4Fo to 12.75 GHz		-20	-10	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)			-36	dBm	Output Load VSWR = 6:1, All phase angles, P _{IN} = 0 to 6 dBm, V _{RAMP} ≤ V _{RAMP_RP}
Ruggedness Under Load Mismatch	No damage or permanent degradation to device				Output Load VSWR = 10:1, All phase angles, Temp = -20 °C to +85 °C, V _{BATT} = 3.0 to 4.6V, V _{RAMP} ≤ V _{RAMP_RP}
Forward Isolation 1		-32	-27	dBm	Mode = Standby, P _{IN} = Max, V _{RAMP} = Min
Forward Isolation 2		-27	-18	dBm	Mode = TXLB, P _{IN} = Max, V _{RAMP} = Min


Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 32.0 dBm at Output load = 50Ω, V_{BATT} = 3.6V, Temperature = 25 °C, P_{IN} = 3 dBm

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
GSM1900 Band 8PSK Parameters (Large Signal Polar)					Unless otherwise stated: All unused RF ports terminated in 50Ω, Input and Output = 50Ω, Temperature = 25 °C, V _{BATT} = 3.6V, Mode = TXHB, GSM timeslots ≤ 2, P _{IN} = 3 dBm
Operating Frequency	1850		1910	MHz	
Input Power (P _{IN})	0	3	6	dBm	
Input VSWR			2:5:1	Ratio	P _{OUT} = 2 dBm to Max
Maximum 8PSK Average Output Power (Nominal)	28			dBm	Temp = +25 °C, V _{BATT} = 3.6V
Maximum 8PSK Average Output Power (Extreme)	26			dBm	Temp = +85 °C, V _{BATT} = 3.0V
Power Added Efficiency (Max 8PSK Power)		29		%	P _{OUT} = 28 dBm
Peak Supply Current (Max 8PSK Power)		600		mA	P _{OUT} = 28 dBm
Peak Supply Current (Low 8PSK Power)		100		mA	P _{OUT} = 2 dBm
V _{RAMP} Power Control Range	67	74		dB	
V _{RAMP} Loop Bandwidth	2.5	10		MHz	2 dBm ≤ P _{OUT} ≤ 28dBm
V _{RAMP} Group Delay		35		ns	2 dBm ≤ P _{OUT} ≤ 28dBm
V _{RAMP} Group Delay Variation	-20		20	ns	2 dBm ≤ P _{OUT} ≤ 28dBm

Pin	Function	Description
1	HB_RFIN	RF input to the high band power amplifier. DC blocked inside the module.
2	BS	Digital input enables either the low band or high band amplifier within the module. A logic low selects Low Band (GSM850/EGSM900), a logic high selects High Band (DCS1800/PCS1900). This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
3	TXEN	Digital input enables or disables the internal circuitry. When disabled, the module is in the OFF state, and draws virtually zero current. This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
4	VBATT	Main DC power supply for all circuitry in the module. Traces to this pin will have high current pulses during transmit operation. Proper decoupling and routing to handle this condition should be observed.
5	VRAMP	The voltage on this pin controls the output power by varying the internally regulated collector voltage on the amplifiers. Amplitude modulation of the EDGE signal is applied to this input. This pin provides an impedance of approximately 60 kΩ. This is a high bandwidth input, so filter considerations for performance must be addressed externally.
6	NC	No connection
7	GND	Ground
8	LB_RFIN	RF input to the low band power amplifier. DC blocked inside the module.
9	LB_RFOUT	RF output from the low band power amplifier. DC blocked inside the module.
10	GND	Ground
11	GND	Ground
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	HB_RFOUT	RF output from the high band power amplifier. DC blocked inside the module.
17	GND	Ground. Main thermal heat sink and electrical ground.

Pin Out

Top Down View



Theory of Operation

Overview

The RF3225 is designed for use as the GSM power amplifier in the transmit section of mobile phones covering the GSM850, EGSM900, DCS1800, and PCS1900MHz frequency bands. The RF3225 is a high power, saturated transmit module containing RFMD's patented PowerStar® Architecture. The module includes a multi function CMOS controller, GaAs HBT power amplifier, and matching circuitry. The integrated power control loop has been optimized for use in open loop, large signal, polar 8PSK (EDGE) modulation systems. Polar EDGE operation allows designers to have the efficiency of a PowerStar® PA module as well as the enhanced data rates of EDGE modulation. A single analog voltage controls output power for GSM PCLs and ramping, as well as the amplitude component of EDGE modulation. This analog voltage can be driven from the transceiver DAC to provide very predictable power control, enabling handset manufacturers to achieve simple and efficient phone calibration in production.

Additional Features

Current Limiter

During normal use, a mobile phone antenna will be subjected to a variety of conditions that can affect its designed resonant frequency. This shift in frequency appears as a varying impedance to a power amplifier connected to the antenna. As the impedance presented to the PA varies, so does the output power and current to the power amplifier. If left uncontrolled, power amplifier current can peak at high levels that starve other circuitry, connected to the same supply, of the required voltage to operate. This can result in a reset or shutdown of the mobile phone. The RF3225 contains an active circuit that monitors the current and adjusts the internal power control loop to prevent peak current from going above 2.6A. While this current limiter can limit transmitted power under situations where the antenna is operating at very low efficiency, it is typically more acceptable for users to have a dropped call than a phone reset.

Modes of Operation: GMSK and Polar EDGE

GMSK modulation is a constant RF envelope modulation scheme which encodes information in the phase of the signal while amplitude variation is suppressed. Since no information is included in the amplitude of the signal, GMSK transmit is not sensitive to amplitude non-linearity of the power amplifier, allowing it to operate in deep class AB or class C saturation for optimum efficiency. The GMSK power envelope may be controlled by any one of a number of power control schemes.

EDGE modulation encodes information in the RF signal as a combination of both amplitude and phase. The power amplifier must be capable of re-creating both parts of the modulated signal with minimal distortion. There are several methods of creating an amplified EDGE signal. The most direct approach is to apply the EDGE modulated RF signal to a linear amplifier to boost the power. The main disadvantage to this approach is that a linear amplifier is not nearly as efficient as a saturated amplifier. Another, more complex approach is to split the EDGE signal into two components, amplitude and phase, and then recombine them in a saturated power amplifier. The benefit is that efficiency is comparable to a saturated GMSK amplifier. This method is called large signal polar modulation.

A large signal polar EDGE modulated power amplifier operates as a saturated GMSK amplifier while transmitting both GMSK or EDGE modulated signals. It is differentiated from a linear EDGE power amplifier because it always operates as a saturated amplifier. There is not a separate mode of operation that must be selected when an EDGE signal is transmitted. The RF3225 is operated in the same mode, regardless of the modulation being transmitted.

GMSK Operation

During GMSK transmit RF3225 operates as a traditional PowerStar® module. The basic circuit diagram is shown in Figure 1. The PowerStar® control circuit receives an analog voltage (V_{RAMP}) which sets the amplifier output power. The PowerStar® I architecture is essentially a closed loop method of power control that is invisible to the user. The V_{RAMP} voltage is used as a reference to a high speed linear voltage regulator which supplies the collector voltage to all stages of the amplifier. The base bias is fixed at a point that maintains deep class AB or class C transistor saturation. Because the amplifier remains in saturation at any power level, performance sensitivity to temperature, frequency, voltage and input drive level is essentially eliminated, ensuring robust performance within the ETSI power vs time mask.




Figure 1. Basic PowerStar® Circuit Diagram

The PowerStar® power control relationship is described in Equation 1 where V_{CC} is the voltage from the linear regulator and the other variables are constants for a given amplifier design and load. The equation shows that load impedance affects output power, but to a lesser degree than V_{CC} supply variations. Since the architecture regulates V_{CC} , the dominant cause of power variation is eliminated. Another important result is that the equation provides a very linear relationship between V_{RAMP} and output power expressed as V_{RMS} .

$$P_{OUT}dBm = 10 \cdot \log \left[\frac{(2 \cdot V_{CC} - V_{SAT})^2}{8 \cdot R_{LOAD} \cdot 10^{-3}} \right]$$

Equation 1: Output Power vs Voltage Relationship

The RF signal applied at RFIN of the amplifier must be a constant amplitude signal and should be high enough to saturate the amplifier. The input power range is indicated in the specifications. Power levels below this range will result in reduced maximum output power and the potential for more variation of output power over extreme conditions. Higher input power is unnecessary and will require more current in the circuitry driving the power amplifier. A higher input power may also couple to the output and will increase the minimum output power level.

Polar EDGE Operation

The large signal polar EDGE amplifier operates similar to a GMSK amplifier, except amplitude modulation is applied through its power control input. The polar EDGE amplifier operates in the same mode for both GMSK and EDGE transmission; but, there are several important differences between a GMSK only and a large signal polar EDGE power amplifier that require design optimization and potential performance tradeoffs.

The power control loop bandwidth of the polar EDGE amplifier must be capable of tracking the envelope of the EDGE modulation. The envelope signal may contain frequencies up to 5 times the EDGE data rate. Accurate reproduction of the power envelope is required for acceptable EVM and modulation spectrum at the output of the amplifier. The power control loop bandwidth in the RF3225 is designed to provide at least 2MHz over extreme operating conditions. Because of this, there is no internal V_{RAMP} filter that can provide attenuation of spurious signals caused by the DAC frequency. The wide bandwidth also allows noise to enter the amplifier which can degrade the system receive band noise power performance. Filtering of the V_{RAMP} signal external to the module may be required to meet system performance requirements.


The amplitude, AM to AM, and phase, AM to PM relationship of V_{RAMP} to the amplified RF output is a critical parameter of the large signal polar amplifier performance. Also very important are the power amplifier's amplitude and phase sensitivity to input conditions. Predictable variations can be accounted for by applying predetermined coefficients at the system level. The PowerStar® power control method is ideally suited to amplitude modulation required for the EDGE signal, because it is inherently repeatable and insensitive to many conditions. After initial calibration, the RF3225 will maintain EDGE performance over RF input drive, battery voltage, and case temperature variation.

The large signal polar power amplifier performance must be tightly coupled to the transceiver capability since the transceiver is responsible for managing and compensating for amplitude and phase non-linearity as well as the timing alignment of the amplitude and phase signals as they pass from the transceiver, through the system, to the amplifier output. Whenever the amplifier and the polar EDGE transceiver are not working together properly, modulation spectrum and EVM problems can arise.

Power On (Timing) Sequence

In the Power-On Sequence, there are some important set-up times associated with the control signals of the amplifier module. Refer to the logic table for control signal functions. One of the critical relationships is the settling time between TXEN going high and when V_{RAMP} can begin to increase. This time is often referred to as the "pedestal" and is required so that the internal power control loop and bias circuitry can settle after being turned on. The PowerStar® architecture usually requires approximately 1 – 2 μ s for proper settling of the power control loop.

GMSK/EDGE Power On/Off Sequence



Power On Sequence:

1. Apply VBATT
2. Apply BS
3. Apply RFIN
4. Apply TXEN
5. Apply VRAMP pedestal value (~-0.25V)
6. Ramp VRAMP for desired output power

Steps 2, 3, 4, 5 can occur at the same time.
RFIN can be applied at any time.
For good transient response it must be applied before power ramp begins.
Large signal Polar EDGE Phase modulation is applied to RFIN during active part of burst.

Large signal Polar EDGE amplitude modulation is applied to VRAMP during active part of burst.


The Power Down Sequence is the reverse order of the Power On Sequence.

Power Ramping

The power ramp waveform must be created such that the output power falls into the ETSI power versus time mask. The ability to ramp the RF output power to meet ETSI switching transient and time mask requirements partially depends upon the predictability of output power versus V_{RAMP} response of the power amplifier. The PowerStar[®] control loop is very capable of meeting switching transient requirements with the proper raised cosine waveform applied to the V_{RAMP} input. Ramp times between 10 and 14 μ s can be optimized to provide excellent switching transients at high power levels. Shorter ramps will have a higher rate of change which will produce higher transients. Longer ramps may have difficulty meeting the time mask. Optimization needs to include all power levels as the time mask requirements change with P_{OUT} levels.

The RF3225 does not include a power control loop saturation detection/correction circuit such as the V_{BATT} tracking circuit found in some PowerStar modules. If V_{RAMP} is set to a voltage where the FET pass-device in the linear regulator saturates, the response time of the regulated voltage (V_{CC}) slows significantly. Upon ramp-down, the saturated linear regulator does not react immediately, and the output power does not follow the desired ramp-down curve. The result is a discontinuity in the output power ramp and degraded switching transients. To prevent this from happening, V_{RAMP} must be limited as the supply voltage is reduced. By maintaining $V_{RAMP} \leq 0.345 * V_{BATT} + 0.26$, the linear regulator will avoid deep saturation and serious switching transient degradation will be avoided.


Application Schematic



Notes:


- * Suggested values only. Actual requirements will vary with application.
- ** All RF paths should be designed as 50Ω microstrip or stripline.
- *** NC pins on this module can be connected to ground.
- **** π matching network is suggested because it is flexible enough for the tuning needs of most applications. Component values are not given as they are application specific.

Evaluation Board Schematic




Evaluation Board Layout Board Size 2.0" x 2.0"


Board Thickness 0.042", Board Material R04003 Top Layer, FR-4 Core and Bottom Layer



Package Drawing



Branding Diagram



Pin 1 Indicator

Date Code:
 YY = Year
 WW = Week

PCB Design Requirements


PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 2 to 5 pinch inch gold over 180 pinch nickel.

PCB Land Pattern Recommendation


PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land and Solder Mask Pattern



PCB Stencil Pattern

A = 0.338 x 0.338 mm
 B = 0.376 x 0.338 mm
 C = 1.206 x 1.800 mm



PCB STENCIL PATTERN

Tape and Reel

Carrier tape basic dimensions are based on EIA 481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.

Carrier tape is wound or placed onto a shipping reel either 330mm (13 inches) in diameter or 178mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier ESD bag with the appropriate units of desiccant and a humidity indicator card, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125 °C. If baking is required, devices may be baked according to section 4, table 4-1, of Joint Industry Standard IPC/JEDEC J-STD-033.

The table below provides information for carrier tape and reels used for shipping the devices described in this document.

Tape and Reel

RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF3225TR13	13 (330)	4 (102)	12.9	8	Single	2500
RF3225TR7	7 (178)	2.4 (61)	12.9	8	Single	750

Unless otherwise specified, all dimension tolerances per EIA-481.




Figure 1. 5mmx5mm (Carrier Tape Drawing with Part Orientation)