Freescale Semiconductor Advance Information

Low Power Stereo Codec with Headphone Amp

The SGTL5000 is a Low Power Stereo Codec with Headphone Amp from Freescale, and is designed to provide a complete audio solution for portable products needing line-in, mic-in, line-out, headphone-out, and digital I/O. Deriving it's architecture from best in class, Freescale integrated products that are currently on the market. The SGTL5000 is able to achieve ultra low power with very high performance and functionality, all in one of the smallest footprints available. Target markets include portable media players, GPS units, and smart phones. Features such as capless headphone design and an internal PLL, help lower overall system cost.

Features

Analog Inputs

- Stereo Line In Support for external analog input
- Stereo Line In Codec bypass for low power
- MIC bias provided $(5.0 \times 5.0 \text{ mm QFN}, 3.0 \times 3.0 \text{ mm QFN}$ TA2)
- Programmable MIC gain
- ADC 85 dB SNR (-60 dB input) and -73 dB THD+N (VDDA = 1.8 V)

Analog Outputs

- HP Output Capless design
- HP Output 45 mW max into 16 ohm load @ 3.3 V
- HP Output 100 dB SNR (-60 dB input) and -80 dB THD+N (V_{DDA} = 1.8 V, 16 ohm load, DAC to headphone)
- Line Out 100 dB SNR (-60 dB input) and -85 dB THD+N (V_{DDIO} = 3.3 V)

Digital I/O

• I²S port to allow routing to Application Processor

Integrated Digital Processing

- Freescale Surround, Freescale Bass, tone control/ parametric equalizer/graphic equalizer Clocking/Control
- PLL allows input of an 8.0 MHz to 27 MHz system clock Standard audio clocks are derived from PLL

Power Supplies

• Designed to operate from 1.62 to 3.6 volts

Note: Only 1^2C is supported in the 3.0 mm x 3.0 mm 20-pin QFN package option.

 Figure 1. SGTL5000 Simplified Application Diagram

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2008-2011. All rights reserved.

Document Number: SGTL5000 Rev.4.0,11/2011

 $\sqrt{\textsf{RoHS}}$

SGTL5000

AUDIO CODEC

INTERNAL BLOCK DIAGRAM

 Figure 2. SGTL5000 Simplified Internal Block Diagram

PIN CONNECTIONS

Table 1. SGTL5000 Pin Definitions (continued)

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

Exceeding the absolute maximum ratings shown in the following table could cause permanent damage to the part and is not recommended. Normal operation is not guaranteed at the absolute maximum ratings and extended exposure could affect long term reliability. i
S

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Audio Performance 1

Test Conditions unless otherwise noted: V_{DDIO} = 1.8 V, V_{DDA} = 1.8 V, T_A = 25°C, Slave mode, f_S = 48 kHz, MCLK = 256 f_S , 24 bit input.

Table 4. Audio Performance 2

Test Conditions unless otherwise noted: V_{DDIO} = 1.8 V, V_{DDA} = 1.8 V, T_A = 25°C, Slave mode, f_S = 48 kHz, MCLK = 256 f_S, 24 bit input. ADC tests were conducted with refbias = -37.5%, all other tests conducted with refbias = -50%.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Notes

1. The SGTL5000 has an internal reset that is deasserted 8 SYS_MCLK cycles after all power rails have been brought up. After this time, communication can start.

2. 1.0μs represents 8 SYS_MCLK cycles at the minimum 8.0 MHz SYS_MCLK.

3. This section provides timing for the SGTL5000 while in I^2C mode (CTRL_MODE = 0).

4. This section provides timing for the SGTL5000 while in SPI mode (CTRL_MODE = 1)

5. The following are the specifications and timing for I²S port. The timing applies to all formats.

TIMING DIAGRAMS

ELECTRICAL CHARACTERISTICS *TIMING DIAGRAMS*

.

FUNCTIONAL DESCRIPTION

INTRODUCTION

The SGTL5000 is a low power stereo codec with integrated headphone amplifier. It is designed to provide a complete audio solution for portable products needing line-in, mic-in, line-out, headphone-out, and digital I/O. Deriving it's architecture from best in class Freescale integrated products that are currently on the market, the SGTL5000 is able to achieve ultra low power with very high performance and functionality, all in one of the smallest footprints available. Target markets include portable media players, GPS units and smart phones. Features such as capless headphone design and USB clocking mode (12 MHz SYS_MCLK input) help lower overall system cost.

- In summary, the SGTL5000 accepts the following inputs: • Line input
- Microphone input, with mic bias (mic bias only available in 32QFN version)
- Digital I^2S input

In addition, the SGTL5000 supports the following outputs:

- Line output
- Headphone output
- Digital I²S output

The following digital audio processing is included to allow for product differentiation:

- Digital mixer
- Freescale Surround
- Freescale Bass Enhancement
- Tone Control, parametric equalizer, and graphic equalizer

The SGTL5000 can accept an external standard master clock at a multiple of the sampling frequency (i.e. 256*Fs, 385*Fs, 512*Fs). In addition it can take non standard frequencies and use the internal PLL to derive the audio clocks. The device supports 8.0 kHz, 11.025 kHz, 16 kHz, 22.5 kHz, 24 kHz, 32 kHz, 44.1kHz, 48 kHz, 96 kHz sampling frequencies.

FUNCTIONAL INTERNAL BLOCK DESCRIPTION

SYSTEM BLOCK DIAGRAM W/ SIGNAL FLOW AND GAIN MAP

Figure 8 shows a block diagram that highlights the signal flow and gain map for the SGTL5000.

To guarantee against clipping it is important that the gain in a signal path in addition to the signal level does not exceed 0 dB at any point.

 Figure 8. System Block Diagram, Signal Flow and Gain

SGTL5000

POWER

The SGTL5000 has a flexible power architecture to allow the system designer to minimize power consumption and maximize performance at the lowest cost.

External Power Supplies

The SGTL5000 requires 2 external power supplies: VDDA and VDDIO. An optional third external power supply VDDD may be provided externally to achieve lower power. A description for the different power supplies is as follows:

- VDDA: This external power supply is used for the internal analog circuitry including ADC, DAC, LINE inputs, MIC inputs, headphone outputs and reference voltages. VDDA supply ranges are shown in [Maximum Ratings.](#page-4-0) A decoupling cap should be used on VDDA, as shown in the typical application diagrams in [Typical Applications.](#page-60-0)
- VDDIO: This external power supply controls the digital I/O levels as well as the output level of LINE outputs. VDDIO supply ranges are shown in [Maximum Ratings.](#page-4-0) A decoupling cap should be used on VDDIO as shown in the typical application diagrams in [Typical Applications.](#page-60-0)

Note that if VDDA and VDDIO are derived from the same voltage, a single decoupling capacitor can be used to minimize cost. This capacitor should be placed closest to VDDA.

• VDDD: This is a digital power supply that is used for internal digital circuitry. For a low cost design, this supply can be derived from an internal regulator and no external components are required. If no external supply is applied to VDDD, the internal regulator will automatically be used. For lowest power, this supply can be driven at the lowest specified voltage given in [Maximum Ratings.](#page-4-0) If an external supply is used for VDDD, a decoupling capacitor is recommended. VDDD supply ranges are shown in [Maximum Ratings,](#page-4-0) for when externally driven. If the system drives VDDD externally, an efficient switching supply should be used or no system power savings will be realized.

Internal Power Supplies

The SGTL5000 has two exposed internal power supplies, VAG and charge pump.

- VAG is the internal voltage reference for the ADC and DAC. After startup the voltage of VAG should be set to VDDA/2 by writing *CHIP_REF_CTRL->VAG_VAL*. Refer to programming [Chip Powerup and Supply Configurations.](#page-23-0) The VAG pin should have an external filter capacitor as shown in the typical application diagram.
- Chargepump: This power supply is used for internal analog switches. If VDDA or VDDIO is greater than 2.7 V, this supply is automatically driven from the highest of

VDDIO and VDDA. If both VDDIO and VDDA are less than 3.1 V, then the user should turn on the charge pump function to create the chargepump rail from VDDIO by writing *CHIP_ANA_POWER-> VDDC_CHRGPMP_POWERUP* register. Refer to programming [Chip Powerup and Supply Configurations.](#page-23-0)

LINE_OUT_VAG is the line output voltage reference. It should be set to VDDIO/2 by writing *CHIP_LINE_OUT_CTRL->LO_VAGCNTRL*.

Power Schemes

The SGTL5000 supports a flexible architecture and allows the system designer to minimize power or maximize BOM savings.

- For maximum cost savings, all supplies can be run at the same voltage.
- Alternatively for minimum power, the analog and digital supplies can be run at minimum voltage while driving the digital I/O voltage at the voltage needed by the system.
- To save power, independent supplies are provided for line outputs and headphone outputs. This allows for 1VRMS line outputs while using minimal headphone power.
- For best power, VDDA should be run at the lowest possible voltage required for the maximum headphone output level. For highest performance, VDDA should be run at 3.3 V. For most applications a lower voltage can be used for the best performance/power combination.

RESET

The SGTL5000 has an internal reset that is deasserted 8 SYS MCLKs after all power rails have been brought up. After this time communication can start. See [Dynamic Electrical](#page-7-4) [Characteristics.](#page-7-4)

CLOCKING

Clocking for the SGTL5000 is provided by a system master clock input (SYS_MCLK). SYS_MCLK should be synchronous to the sampling rate (Fs) of the 1^2 S port. Alternatively any clock between 8.0 and 27 Mhz can be provided on SYS_MCLK and the SGTL5000 can use an internal PLL to derive all internal and $1²S$ clocks. This allows the system to use an available clock such as 12 MHz (common USB clock) for SYS_MCLK to reduce overall system costs.

Synchronous SYS_MCLK input

The SGTL5000 supports various combinations of SYS MCLK frequency and sampling frequency as shown in [Table 6](#page-12-0). Using a synchronous SYS_MCLK allows for lower power as the internal PLL is not used.

Table 6. Synchronous MCLK Rates

Notes

6. For a sampling frequency of 96 kHz, only 256 Fs SYS_MCLK is supported

Using the PLL - Asynchronous SYS_MCLK input

An integrated PLL is provided in the SGTL5000 that allows any clock from 8.0 to 27 MHz to be connected to SYS_MCLK. This can help save system costs, as a clock available elsewhere in the system can be used to derive all audio clocks using the internal PLL. In this case, the clock input to SYS MCLK can be asynchronous with the sampling frequency needed in the system. For example, a 12 MHz

clock from the system processor could be used as the clock input to the SGTL5000.

Three register fields need to be configured to properly use the PLL. They are *CHIP_PLL_CTRL->INT_DIVISOR*, *CHIP_PLL_CTRL->FRAC_DIVISOR* and *CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2*. [Figure](#page-12-2) 9 shows a flowchart that shows how to determine the values to program in the register fields.

For example, when a 12 MHz digital signal is placed on MCLK, for a 48 kHz frame clock

CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2 = 0 // SYS_MCLK < 17 MHz *CHIP_PLL_CTRL->INT_DIVISOR* = FLOOR (196.608 MHz/12 MHz) = 16 (decimal)

CHIP_PLL_CTRL->FRAC_DIVISOR = ((196.608 MHz/ 12 MHz) - 16) * 2048 = 786 (decimal)

Refer to PLL programming [PLL Configuration](#page-24-0).

AUDIO SWITCH (SOURCE SELECT SWITCH)

The audio switch is the central routing block that controls the signal flow from input to output. Any single input can be routed to any single or multiple outputs.

Any signal can be routed to the Digital Audio Processor (DAP). The output of the DAP (an input to the audio switch) can in turn be routed to any physical output. The output of the DAP can not be routed into itself. Refer to Digital Audio [Processing,](#page-17-0) for DAP information and configuration.

It should be noted that the analog bypass from Line input to headphone output does not go through the audio switch.

To configure a route, the *CHIP_SSS_CTRL* register is used. Each output from the source select switch has its own register field that is used to select what input is routed to that output.

For example, to route the 1^2 S digital input through the DAP and then out to the DAC (headphone) outputs write *SSS_CTRL->DAP_SELECT* to 0x1 (selects I2S_IN) and *SSS_CTRL->DAC_SELECT* to 0x3 (selects DAP output).

ANALOG INPUT BLOCK

The analog input block contains a stereo line input and a microphone input with mic bias (in the 32 QFN package). Either input can be routed to the ADC. The line input can also configured to bypass the CODEC and be routed the analog input directly to the headphone output.

Line Inputs

One stereo line input is provided for connection to line sources such as an FM radio or MP3 input.

The source should be connected to the left and right line inputs through series coupling capacitors. The suggested value is shown in the typical application diagram in [Typical](#page-60-0) [Applications](#page-60-0).

As detailed in [ADC](#page-13-0), the line input can be routed to the ADC.

The line input can also be routed to the headphone output by writing *CHIP_ANA_CTRL->SELECT_HP*. This selection bypasses the ADC and audio switch and routes the line input directly to the headphone output to enable a very low power pass through.

Microphone Input

One mono microphone input is provided for uses such as voice recording.

Mic bias is provided in the 32QFN package. The mic bias is can be programmed with the *CHIP_MIC_CTRL- >BIAS_VOLT* register field. Values from 1.25 V to 3.00 V are supported in 0.25 V steps. Mic bias should be set less than 200 mV from VDDA, e.g. with VDDA at 1.70 V, Mic bias should be set no greater than 1.50 V.

The microphone should be connected through a series coupling capacitor. The suggested value is shown in the typical connection diagram.

The microphone has programmable gain through the *CHIP_MIC_CTRL->GAIN* register field. Values of 0 dB, +20 dB, +30 dB and +40 dB are available.

ADC

The SGTL5000 contains an ADC who takes its input from either the line input or a microphone. The register field *CHIP_ANA_CTRL->SELECT_ADC* controls this selection. The output of the ADC feeds the audio switch.

The ADC has its own analog gain stage that provides 0 to +22.5 dB of gain in 1.5 dB steps. A bit is available that shifts this range down by 6.0 dB to effectively provide -6.0 dB to

+16.5 dB of gain. The ADC gain is controlled in the *CHIP_ANA_ADC_CTRL* register.

The ADC has an available zero cross detect (ZCD) that will prevent any volume change until a zero-volt crossing of the audio signal is detected. This helps in eliminating pop or other audio anomalies. If the ADC is to be used, the chip reference bias current should not be set to -50% when in 3.0 V mode.

ANALOG OUTPUTS

The SGTL5000 contains a single stereo DAC that can be used to drive a headphone output and a line output. The DAC receives its input from the audio switch. The headphone output and the line output can be driven at the same time from the DAC.

The headphone output can also be driven directly by the line input bypassing the ADC and DAC for a very low power mode of operation.

The headphone output is powered by VDDA while the line output is powered by VDDIO. This allows the headphone output to be run at the lowest possible voltage while the line output can still meet line output level requirements.

DAC

The DAC output is routed to the headphone and the dedicated line output.

The DAC output has a digital volume control from -90 dB to 0 dB in ~0.5 dB step sizes. This volume is shared among headphone output and line output. The register *CHIP_DAC_VOL* controls the DAC volume.

Headphone

Stereo headphone outputs are provided which can be used to drive a headphone load or a line level output. The headphone output has its own independent analog volume control with a volume range of -52 dB to +12 dB in 0.5 dB step sizes. This volume control can be used in addition to the DAC volume control. For best performance the DAC volume control should be left at 0 dB until the headphone is brought to its lowest setting of -52 dB. The register *CHIP_ANA_HP_CTRL* is used to control the headphone volume.

The headphone output has an independent mute that is controlled by the register field *CHIP_ANA_CTRL- >MUTE_HP*.

The line input is routed to the headphone output by writing *CHIP_ANA_CTRL->SELECT_HP*. This selection bypasses the ADC and audio switch and routes the line input directly to the headphone output to enable a very low power pass through. When the line input is routed to the headphone output, only the headphone analog volume and mute will affect the headphone output.

The headphone has an available zero cross detect (ZCD) which, as previously described, will prevent any volume change until a zero-volt crossing of the audio signal is detected. This helps in eliminating pop or other audio anomalies.

Line Outputs

The SGTL5000 contains a stereo line output. The line output has a dedicated gain stage that can be used to adjust the output level. The *CHIP_LINE_OUT_VOL* controls the line level output gain.

The line outputs also have a dedicated mute that is controlled by the register field *CHIP_ANA_CTRL- >MUTE_LO.*

The line out volume is intended as maximum output level adjustment. It is intended to be used to set the maximum output swing. It does not have the range of a typical volume control and does not have a zero cross detect (ZCD). However the dac digital volume could be used if volume control is desired.

FUNCTIONAL DEVICE OPERATION

POWER CONSUMPTION

Table 7. Power Consumption: V_{DDA}=1.8 V, V_{DDIO}=1.8 V

 V_{DDD} derived internally $@$ 1.2 V, slave mode except for PLL case, 32 ohm load on HP, Conditions: -100 dBFs signal input, slave mode unless otherwise noted, paths tested as indicated, unused paths turned off.

A further 0.5-1.0 mW reduction in power is expected with TA2 silicon.

Table 8. Power Consumption: V_{DDA}=3.3 V, V_{DDIO}=3.3 V

DIGITAL INPUT & OUTPUT

One I²S (Digital Audio) Port is provided which supports the following formats: I^2S , Left Justified, Right Justified, and PCM mode.

I ²S, Left Justified, and Right Justified Modes

²S, Left Justified and Right Justified modes are stereo interface formats. The I2S_SCLK frequency, I2S_SCLK polarity, I2S_DIN/DOUT data length, and I2S_LRCLK polarity can all be change through the *CHIP_I2S_CTRL*

register. For I2S, Left Justified and Right Justified formats the left subframe should always be presented first regardless of the *CHIP_I2S_CTRL->LRPOL* setting.

The I2S_LRCLK and I2S_SCLK can be programmed as master (driven to an external target) or slave (driven from an external source). When the clocks are in slave mode, they must be synchronous to SYS_MCLK. For this reason the

SGTL5000 can only operate in synchronous mode (see [Clocking\)](#page-11-0) while in I^2S slave mode.

In master mode, the clocks will be synchronous to SYS MCLK or the output of the PLL when the part is running in asynchronous mode.

[Figure](#page-16-0) 10 shows functional examples of different common digital interface formats and their associated register settings.

PCM Mode

The I²S port can also be configured into a PCM mode (also known as DSP mode). This mode is provided to allow connectivity to external devices such as Bluetooth modules. PCM mode differs from other interface formats presented in [I2S, Left Justified, and Right Justified Modes](#page-15-0), in that the frame clock (I2S_LRCLK) does not represent a different channel when high or low, but is a bit-wide pulse that marks the start of a frame. Data is aligned such that the left channel data is immediately followed by right channel data. Zero padding is filled in for the remaining bits. The data and frame

clock may be configured to clock in on the rising or falling edge of Bit Clock.

PCM Format A signifies the data word beginning one SCLK bit following the I2S LRCLK transition, as in I^2 S Mode. PCM Format B signifies the data word beginning after the I2S LRCLK transition, as in Left Justified.

In slave mode, the pulse width of the I2S_LRCLK does not matter. The pulse can range from one cycle high to all but one cycle high. In master mode, it will be driven one cycle high.

[Figures 11](#page-17-1) shows a functional drawing of the different formats in master mode.

DIGITAL AUDIO PROCESSING

The SGTL5000 contains a digital audio processing block (DAP) attached to the source select switch. The digitized signal from the source select switch can be routed into the DAP block for audio processing. The DAP has the following 5 sub blocks:

• Dual Input Mixer

- Freescale Surround
- Freescale Bass Enhancement
- 7-Band Parameter EQ / 5-Band Graphic EQ / Tone Control (only one can be used at a time)
- Automatic Volume Control (AVC)

The block diagram in [Figure](#page-18-0) 12 shows the sequence in which the signal passes through these blocks.

When the DAP block is added in the route, it must be enabled separately to get audio through. It is recommended to mute the outputs before enabling/disabling the DAP block to avoid any pops or clicks due to discontinuities in the output.

Refer to [Digital Audio Processor Configuration](#page-24-1) for programming examples on how to enable/disable the DAP block.

Each sub-block of the DAP can be individually disabled if its processing is not required. The sections below describes the DAP sub-blocks and how to configure them.

Dual Input Mixer

The dual input digital mixer allows for two incoming streams from the source select switch as shown in [DAP -](#page-18-1) [Dual Input Mixer.](#page-18-1)

Mix Channel Volume *DAP_MIX_CHAN->VOL*

Figure 13. DAP - Dual Input Mixer

The Dual Input Mixer can be enabled or configured in a pass-through mode (Main channel will be passed through without any mixing). When enabled, the volume of the main and mix channels can be independently controlled before they are mixed together.

The volume range allowed on each channel is 0% to 200% of the incoming signal level. The default is 100% (same as input signal level) volume on the main input and 0% (muted) on the mix input.

Refer to [Dual Input Mixer](#page-24-2) for programming examples on how to enable/disable the mixer and also to set the main and mix channel volume.

Freescale Surround

Freescale Surround is a royalty free virtual surround algorithm for stereo or mono inputs. It widens and deepens sound stage for music input.

The SGTL Surround can be enabled or configured in passthrough mode (input will be passed through without any processing). When enabling the Surround, mono or stereo input type must be selected based on the input signal. Surround width may be adjusted for the size of the sound stage.

Refer to [Freescale Surround](#page-18-2) and [Freescale Surround On/](#page-26-0) [Off](#page-26-0) for a programming example on how to configure Surround width and how to enable/disable Surround.

Freescale Bass Enhance

Freescale Bass Enhance is a royalty-free algorithm that enhances natural bass response of the audio. Bass Enhance extracts bass content from right and left channels, adds bass and mixes this back up with the original signal. An optional complementary high pass filter is provided after the mixer.

Figure 14. DAP- Freescale Bass Enhance

The SGTL Bass Enhance can be enabled or configured in pass-through mode (input will be passed through without any processing).

The cutoff frequency of the low-pass filter (LPF) can be selected based on the speakers frequency response. The cutoff frequency of the low-pass and high-pass filters are selectable between 80 to 225 Hz. Also, the input signal and bass enhanced signal can be individually adjusted for level before the two signals are mixed.

Refer to [Freescale Bass Enhance](#page-19-0) and [Bass Enhance On/](#page-27-0) [Off](#page-27-0) for a programming example on how to configure Bass Enhance and how to enable/disable this feature.

7-Band Parametric EQ / 5-Band Graphic EQ / Tone Control

One 7-band parametric equalizer (PEQ) and one 5-band graphic equalizer (GEQ) and a Tone Control (Bass and

Treble control) blocks are implemented as mutually exclusive blocks. Only one block can be used at a given time.

Refer to [7-Band Parametric EQ / 5-Band Graphic EQ /](#page-25-0) [Tone Control](#page-25-0) for a programming example that shows how to select the desired EQ mode.

7-Band Parametric EQ

The 7-band PEQ allows the designer to compensate for speaker response and to provide the ability to filter out resonant frequencies caused by the physical system design. The system designer can create custom EQ presets such Rock, Speech, Classical, etc, that allows the users the flexibility in customizing their audio.

The 7-band PEQ is implemented using 7 cascaded second order IIR filters. All filters are implemented using programmable bi-quad filters. **[Figure](#page-20-0) 15** shows the transfer function and Direct Form 1 of the five coefficient biquadratic filter.

If a band is enabled but is not being used (flat response), then a value of 0.5 should be put in b_0 and all other coefficients should be set to 0.0. Note that the coefficients must be converted to hex values before writing to the registers. By default, all the filters are loaded with coefficients to give a flat response.

In order to create EQ presets such as Rock, Speech, Classical, etc, the coefficients must be calculated, converted to 20-bit hex values and written to the registers. Note that coefficients are sample-rate dependent and separate coefficients must be generated for different sample rates. Please contact Freescale for assistance with generating the coefficients.

Refer to [7-Band PEQ Preset Selection](#page-26-1) for a programming example that shows how load the filter coefficients when the end-user changes the preset.

PEQ can be disabled (pass-through mode) by writing 0 to DAP_AUDIO_EQ->EN bits.

5-Band Graphic EQ

The 5-band graphic equalizer is implemented using 5 parallel second order IIR filters. All filters are implemented using biquad filters whose coefficients are programmed to set the bands at specific frequency. The GEQ bands are fixed at

115 Hz, 330 Hz, 990 Hz, 3000 Hz, and 9900 Hz. The volume on each band is independently adjustable in the range of +12 dB to -11.75 dB in 0.25 dB steps.

Refer to [5-Band GEQ Volume Change](#page-26-2) for a programming example that shows how to change the GEQ volume.

Tone Control

Tone control comprises treble and bass controls. The tone control is implemented as one 2nd order low pass filter (bass) and one 2nd order high pass filter (treble).

Refer to [Tone Control - Bass and Treble Change](#page-26-3) for a programming example that shows how to change Bass and Treble values.

Automatic Volume Control (AVC)

An Automatic Volume Control (AVC) block is provided to reduce loud signals and amplify low level signals for easier listening. The AVC is designed to compress audio when the measured level is above the programmed threshold or to expand the audio to the programmed threshold when the measured audio is below the threshold. The threshold level is programmable with allowed range of 0 to -96 dB. [Figure](#page-21-0) 16 shows the AVC block diagram and controls.

 Figure 16. DAP AVC Block Diagram

 I^2C

When the measured audio level is below threshold, the AVC can apply a maximum gain of up to 12 dB. The maximum gain can be selected, either 0, 6, or 12 dB. When the maximum gain is set to 0 dB the AVC acts as a limiter. In this case the AVC will only take effect when the signal level is above the threshold.

The rate at which the incoming signal is attenuated down to the threshold is called the attack rate. Too high of an attack will cause an unnatural sound as the input signal is distorted. Too low of an attack may cause saturation of the output as the incoming signal will not be compressed quickly enough. The attack rate is programmable with allowed range of 0.05 dB/s to 200 dB/s.

When the signal is below the threshold, AVC will adjust the volume up until either the threshold or the maximum gain is reached. The rate at which this volume is changed is called the decay rate. The decay rate is programmable with allowed range of 0.8 dB/s to 3200 dB/s. It is desirable to use very slow decay rate to avoid any distortion in the signal and prevent the AVC from entering a continuous attack-decay loop.

Refer to [Automatic Volume Control \(AVC\)](#page-25-1) and [Automatic](#page-27-1) [Volume Control \(AVC\) On/Off](#page-27-1) for a programming example that shows how to configure AVC and how to enable/disable AVC respectively.

CONTROL

The SGTL5000 supports both I²C and SPI control modes. The CTRL_MODE pin chooses which mode will be used. When CTRL_MODE is tied to ground, the control mode is I²C. When CTRL_MODE is tied to VDDIO, the control mode is SPI.

Regardless of the mode, the control interface is used for all communication with the SGTL5000 including startup configuration, routing, volume, etc.

The 1^2C port is implemented according to the 1^2C specification v2.0. The $1²C$ interface is used to read and write all registers.

For the 32 QFN version of the SGTL5000, the I²C device address is 0n01010(R/W) where n is determined by I2C_ADR0_CS and R/W is the read/write bit from the I^2C protocol.

For the 20 QFN version of the SGTL5000 the I²C address is always 0001010(R/W).

The SGTL5000 is always the slave on all transactions which means that an external master will always drive CTRL_CLK.

In general an I^2C transaction looks as follows.

All locations are accessed with a 16 bit address. Each location is 16 bits wide.

An example I^2C write transaction follows:

- Start condition
- Device address with the R/W bit cleared to indicate write
- Send two bytes for the 16 bit register address (most significant byte first)
- Send two bytes for the 16 bits of data to be written to the register (most significant byte first)
- Stop condition An I^2C read transaction is defined as follows:
- Start condition
- Device address with the R/W bit cleared to indicate write
- Send two bytes for the 16 bit register address (most significant byte first)
- Stop Condition followed by start condition (or a single restart condition)
- Device address with the R/W bit set to indicate read
- Read two bytes from the addressed register (most significant byte first)
- Stop condition

[Figure](#page-21-1) 17 shows the functional I^2C timing diagram.

ႮႢႮႢႮႢႮႢႮႢIJჼ<mark></mark>ſჀႢჀႢIJჼ**ֈ**ჀჀჀჀჀჼ**ֈ**ჀჀჀჀჀჼ**ֈ**Ⴠ χ rw\ack/a15 χ μ χ a8 \ack/a7 χ μ χ a0 \ack/o15 χ μ χ d8 \ack/o7 χ μ χ d0 χ Start Condition Stop Condition Stop Condition

Figure 17. Functional I2C Diagram

SGTL5000

The protocol has an auto increment feature. Instead of sending the stop condition after two bytes of data, the master may continue to send data byte pairs for writing, or it may send extra clocks for reading data byte pairs. In either case, the access address is incremented after every two bytes of data. A start or stop condition from the I^2C master interrupts the current command. For reads, unless a new address is written, a new start condition with R/W=0 reads from the current address and continues to auto increment.

The following diagrams describe the different access formats. The gray fields are from the $I²C$ master, and the

white fields are the SGTL5000 responses. Data [n] corresponds to the data read from the address sent, data[n+1] is the data from the next register, and so on.

- S = Start Condition
- Sr = Restart Condition
- $A = Ack$
- $N = Nack$
- P = Stop Condition

TA2 silicon will allow for up to a 3.6 V I^2C signal level, regardless of the VDDIO level.

Table 9. Write Single Location

Table 10. Write Auto increment

Table 11. Read Single Location

Table 12. Read Auto increment

Table 13. Read Continuing Auto increment

SPI

Serial Peripheral Interface (SPI) is a communications protocol supported by the SGTL5000. The SGTL5000 is always a slave. The CTRL_AD0_CS is used as the slave select (SS) when the master wants to select the SGTL5000 for communication. CTRL_CLK is connected to master's SCLK and CTRL DATA is connected to master's MOSI line.

The part only supports allows SPI write operations and does not support read operations.

[Figure](#page-22-0) 18 shows the functional timing diagram of the SPI communication protocol as supported by SGTL5000 chip. Note that on the rising edge of the SS, the chip latches to previous 32 bits of data. It interprets the latest 16-bits as register value and 16-bits preceding it as register address.

PROGRAMMING EXAMPLES

This section provides programming examples showing how to configure the chip. The registers can be written/read by using I²C communication protocol. The chip also supports

SPI communication protocol, but only register write operation is supported.

PROTOTYPE FOR READING AND WRITING A REGISTER

The generic register read write prototype will be used throughout this section as shown below. The I^2C or SPI implementation will be specific to the $1²C/SPI$ hardware used in the system. // This prototype writes a value to the entire register. All // bit-fields of the register will be written. Write REGISTER REGISTERVALUE // This prototype writes a value only to the bit-field specified. // In the actual implementation, the other bit-fields should be // masked to prevent them from being written. Also, the // actual implementation should left-shift the BITFIELDVALUE // by appropriate number to match the starting bit location of // the BITFIELD. Modify REGISTER -> BITFIELD, BITFIELDVALUE //Bitfield Location // Example implementation // Modify DAP_EN (bit 0) bit to value 1 to enable DAP block Modify(DAP_CONTROL_REG, 0xFFFE, 1 << DAP_EN_STARTBIT); // Example Implementation of Modify void Modify(unsigned short usRegister, unsigned short usClearMask, unsigned short usSetValue) { unsigned short usData; // 1) Read current value ReadRegister(usRegister, &usData); // 2) Clear out old bits usData = usData & usClearMask; // 3) set new bit values usData = usData | usSetValue; // 4) Write out new value created WriteRegister(usRegister, usData); } **CHIP CONFIGURATION** All outputs (LINEOUT, HP_OUT, I2S_OUT) are muted by default on power up. To avoid any pops/clicks, the outputs should remain muted during these chip configuration steps.

Initialization

Chip Powerup and Supply Configurations

[Volume Control](#page-25-2) for volume and mute control.

After the power supplies for chip is turned on, following initialization sequence should be followed. Please note that certain steps may be optional or different values may need to be written based on the power supply voltage used and

desired configuration. The initialization sequence below assumes VDDIO = 3.3 V and VDDA = 1.8 V.

//--------------- Power Supply Configuration---------------- // NOTE: This next 2 Write calls is needed ONLY if VDDD is // internally driven by the chip // Configure VDDD level to 1.2V (bits 3:0) Write CHIP_LINREG_CTRL 0x0008 // Power up internal linear regulator (Set bit 9) Write CHIP_ANA_POWER 0x7260 // NOTE: This next Write call is needed ONLY if VDDD is // externally driven // Turn off startup power supplies to save power (Clear bit 12 and 13) Write CHIP_ANA_POWER 0x4260 // NOTE: The next 2 Write calls is needed only if both VDDA and // VDDIO power supplies are less than 3.1V. // Enable the internal oscillator for the charge pump (Set bit 11) Write CHIP_CLK_TOP_CTRL 0x0800 // Enable charge pump (Set bit 11) Write CHIP_ANA_POWER 0x4A60 // NOTE: The next 2 modify calls is only needed if both VDDA and // VDDIO are greater than 3.1 V // Configure the chargepump to use the VDDIO rail (set bit 5 and bit 6) Write CHIP_LINREG_CTRL 0x006C //---- Reference Voltage and Bias Current Configuration---- // NOTE: The value written in the next 2 Write calls is dependent // on the VDDA voltage value. // Set ground, ADC, DAC reference voltage (bits 8:4). The value should // be set to VDDA/2. This example assumes VDDA = 1.8 V. $VDDA/2 = 0.9 V$. // The bias current should be set to 50% of the nominal value (bits 3:1) Write CHIP_REF_CTRL 0x004E // Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0) and bias current (bits 11:8) to the recommended value of 0.36 mA for 10 kOhm load with 1.0 nF capacitance Write CHIP_LINE_OUT_CTRL 0x0322 //------------Other Analog Block Configurations-------------- // Configure slow ramp up rate to minimize pop (bit 0) Write CHIP_REF_CTRL 0x004F // Enable short detect mode for headphone left/right // and center channel and set short detect current trip level // to 75 mA Write CHIP_SHORT_CTRL 0x1106

// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)

Write CHIP ANA_CTRL 0x0133 //------------Power up Inputs/Outputs/Digital Blocks--------- // Power up LINEOUT, HP, ADC, DAC Write CHIP_ANA_POWER 0x6AFF // Power up desired digital blocks // I2S IN (bit 0), I2S OUT (bit 1), DAP (bit 4), DAC (bit 5), // ADC (bit 6) are powered on Write CHIP_DIG_POWER 0x0073 //----------------Set LINEOUT Volume Level------------------- // Set the LINEOUT volume level based on voltage reference (VAG) // values using this formula $\frac{1}{10}$ Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15) // Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and 1.65 V respectively, the // left LO vol (bits 12:8) and right LO volume (bits 4:0) value should be set // to 5

Write CHIP_LINE_OUT_VOL 0x0505

System MCLK and Sample Clock

// Configure SYS_FS clock to 48 kHz // Configure MCLK_FREQ to 256*Fs Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2 Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0 $\frac{1}{2}$ Configure the I²S clocks in master mode / / NOTE: I²S LRCLK is same as the system sample clock

Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7

PLL Configuration

These programming steps are needed only when the PLL is used. Using the PLL - Asynchronous SYS MCLK input for details on when to use the PLL.

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to [Volume](#page-25-2) [Control](#page-25-2) for volume and mute control.

// Power up the PLL

Modify CHIP_ANA_POWER->PLL_POWERUP 0x0001 // bit 10 Modify CHIP_ANA_POWER->VCOAMP_POWERUP 0x0001 // bit 8

// NOTE: This step is required only when the external SYS_MCLK // is above 17 MHz. In this case the external SYS_MCLK clock // must be divided by 2

Modify CHIP_CLK_TOP_CTRL->INPUT_FREQ_DIV2 0x0001 // bit 3

Sys_MCLK_Input_Freq = Sys_MCLK_Input_Freq/2;

// PLL output frequency is different based on the sample clock // rate used.

if (Sys_Fs_Rate == 44.1 kHz)

PLL_Output_Freq = 180.6336 MHz

else

PLL_Output_Freq = 196.608 MHz

// Set the PLL dividers

Int_Divisor = floor(PLL_Output_Freq/Sys_MCLK_Input_Freq) Frac_Divisor = ((PLL_Output_Freq/Sys_MCLK_Input_Freq) - Int_Divisor)*2048

Modify CHIP_PLL_CTRL->INT_DIVISOR Int_Divisor // bits 15:11

Modify CHIP_PLL_CTRL->FRAC_DIVISOR Frac_Divisor // bits 10:0

Input/Output Routing

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to Volume [Control](#page-25-2) for volume and mute control.

A few example routes are shown below:

// Example 1: I2S IN -> DAP -> DAC -> LINEOUT, HP_OUT // Route I2S_IN to DAP Modify CHIP_SSS_CTRL->DAP_SELECT 0x0001 // bits 7:6 // Route DAP to DAC Modify CHIP_SSS_CTRL->DAC_SELECT 0x0003 // bits 5:4 // Select DAC as the input to HP_OUT Modify CHIP_ANA_CTRL->SELECT_HP 0x0000 // bit 6 // Example 2: MIC IN -> ADC -> I2S_OUT // Set ADC input to MIC_IN Modify CHIP_ANA_CTRL->SELECT_ADC 0x0000 // bit 2 // Route ADC to I2S_OUT Modify CHIP_SSS_CTRL->I2S_SELECT 0x0000 // bits 1:0 // Example 3: LINEIN -> HP_OUT // Select LINEIN as the input to HP_OUT Modify CHIP_ANA_CTRL->SELECT_HP 0x0001 // bit 6

DIGITAL AUDIO PROCESSOR CONFIGURATION

To avoid any pops/clicks, the outputs should be muted during these chip configuration steps. Refer to Volume [Control](#page-25-2) for volume and mute control.

// Enable DAP block // NOTE: DAP will be in a pass-through mode if none of DAP // sub-blocks are enabled. Modify DAP_CONTROL->DAP_EN 0x0001 // bit 0

Dual Input Mixer

These programming steps are needed only if dual input mixer feature is used.

// Enable Dual Input Mixer

Modify DAP_CONTROL->MIX_EN 0x0001 // bit 4

// NOTE: This example assumes mix level of main and mix

// channels as 100% and 50% respectively

// Configure main channel volume to 100% (No change from input // level)

Write DAP_MAIN_CHAN 0x4000

// Configure mix channel volume to 50% (attenuate the mix

// input level by half)

Write DAP_MIX_CHAN 0x4000

Freescale Surround

The Freescale Surround on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in [End-user Driven Chip Configuration.](#page-26-4)

The default WIDTH_CONTROL of 4 should be appropriate for most applications. This optional programming step shows how to configure a different width value.

// Configure the surround width

 $// (0x0 = Least width, 0x7 = Most width). This example shows$ // a width setting of 5

Modify DAP_SGTL_SURROUND->WIDTH_CONTROL 0x0005 // bits 6:4

Freescale Bass Enhance

The Freescale Bass Enhance on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in **[End-user Driven Chip](#page-26-4) [Configuration](#page-26-4)**.

The default LR_LEVEL value of 0x0005 results in no change in the input signal level and BASS_LEVEL value of 0x001F adds some harmonic boost to the main signal. The default settings should work for most applications. This optional programming step shows how to configure a different value.

// Gain up the input signal level

Modify DAP_BASS_ENHANCE_CTRL->LR_LEVEL 0x0002 II hite $7:4$

// Add harmonic boost

Modify DAP_BASS_ENHANCE_CTRL->BASS_LEVEL 0x003F); // bits 6:0

7-Band Parametric EQ / 5-Band Graphic EQ / Tone Control

Only one audio EQ block can be used at a given time. The pseudocode in this section shows how to select each block.

Some parameters of the audio EQ will typically be controlled by end-user. End-user driven programming steps are shown in **[End-user Driven Chip Configuration](#page-26-4)**.

// 7-Band PEQ Mode // Select 7-Band PEQ mode and enable 7 PEQ filters Write DAP_AUDIO_EQ 0x0001 Write DAP_PEQ 0x0007 // Tone Control mode Write DAP_AUDIO_EQ 0x0002 // 5-Band GEQ Mode Write DAP_AUDIO_EQ 0x0003

Automatic Volume Control (AVC)

The AVC on/off function will be typically controlled by the end-user. End-user driven programming steps are shown in **[End-user Driven Chip Configuration](#page-26-4)**.

The default configuration of the AVC should work for most applications. However, the following example shows how to change the configuration if needed.

// Configure threshold to -18dB Write DAP_AVC_THRESHOLD 0x0A40 // Configure attack rate to 16dB/s Write DAP_AVC_ATTACK 0x0014

// Configure decay rate to 2dB/s

Write DAP_AVC_DECAY 0x0028

I ²S CONFIGURATION

By default the I^2S port on the chip is configured for 24-bits of data in I^2S format with SCLK set for 64*Fs. This can be modified by setting various bit-fields in CHIP_I2S_CTRL register.

VOLUME CONTROL

The outputs should be unmuted after all the configuration is complete.

//---------------- Input Volume Control---------------------

// Configure ADC left and right analog volume to desired default.

// Example shows volume of 0dB

Write CHIP_ANA_ADC_CTRL 0x0000 // Configure MIC gain if needed. Example shows gain of 20dB

Modify CHIP_MIC_CTRL->GAIN 0x0001

// bits 1:0

//---------------- Volume and Mute Control---------------------

// Configure HP_OUT left and right volume to minimum, unmute // HP_OUT and ramp the volume up to desired volume.

Write CHIP_ANA_HP_CTRL 0x7F7F

Modify CHIP_ANA_CTRL->MUTE_HP 0x0000 // bit 5

// Code assumes that left and right volumes are set to same value

// So it only uses the left volume for the calculations

usCurrentVolLeft = 0x7F;

usNewVolLeft = usNewVol & 0xFF;

usNumSteps = usNewVolLeft - usCurrentVolLeft;

if (usNumSteps == 0) return;

// Ramp up

for (int $i = 0$; $i <$ usNumSteps; $i +$ +)

{

 ++usCurrentVolLeft; usCurrentVol = (usCurrentVolLeft << 8) | (usCurrentVolLeft); Write CHIP_ANA_HP_CTRL usCurrentVol;

}

// LINEOUT and DAC volume control

Modify CHIP_ANA_CTRL->MUTE_LO 0x0000 // bit 8

// Configure DAC left and right digital volume. Example shows // volume of 0dB

Write CHIP_DAC_VOL 0x3C3C

Modify CHIP_ADCDAC_CTRL->DAC_MUTE_LEFT 0x0000 // bit 2

Modify CHIP_ADCDAC_CTRL->DAC_MUTE_RIGHT 0x0000 // bit 3

// Unmute ADC

Modify CHIP_ANA_CTRL->MUTE_ADC 0x0000 // bit 0

SGTL5000

END-USER DRIVEN CHIP CONFIGURATION

End-users will control features like volume up/down, audio EQ parameters such as Bass and Treble. This will require programming the chip without introducing any pops/clicks or any disturbance to the output. This section shows examples on how to program these features.

VOLUME AND MUTE CONTROL

Refer to **[Volume Control](#page-25-2)** for examples on how to program volume when end-user changes the volume or mutes/ unmutes output. Note that the DAC volume ramp is automatically handled by the chip.

7-BAND PEQ PRESET SELECTION

This programming example shows how to load the filter coefficients when the end-user changes PEQ presets such as Rock, Speech, Classical etc.

// Load the 5 coefficients for each band and write them to

// appropriate filter address. Repeat this for all enabled

// filters (this example shows 7 filters)

```
for (i = 0; i < 7; i++){
```
// Note that each 20-bit coefficient is broken into 16-bit MSB // (unsigned short usXXMSB) and 4-bit LSB (unsigned short // usXXLSB)

Write DAP_COEF_WR_B0_LSB usB0MSB[i] Write DAP_COEF_WR_B0_MSB usB0LSB[i] Write DAP_COEF_WR_B1_LSB usB1MSB[i] Write DAP_COEF_WR_B1_MSB usB1LSB[i] Write DAP_COEF_WR_B2_LSB usB2MSB[i] Write DAP_COEF_WR_B2_MSB usB2LSB[i] Write DAP_COEF_WR_A1_LSB usA1MSB[i] Write DAP_COEF_WR_A1_MSB usA1LSB[i] Write DAP_COEF_WR_A2_LSB usA2MSB[i] Write DAP_COEF_WR_A2_MSB usA2LSB[i]

// Set the index of the filter (bits 7:0) and load the // coefficients

Modify DAP_FILTER_COEF_ACCESS->INDEX (0x0101 + i) // bit 8

}

5-BAND GEQ VOLUME CHANGE

This programming example shows how to program the GEQ volume when end-user changes the volume on any of the 5 bands.

GEQ volume should be ramped in 0.5 dB steps in order to avoid any pops. The example assumes that volume is ramped on Band 0. Other bands can be programmed similarly.

// Read current volume set on Band 0 usCurrentVol = Read DAP_AUDIO_EQ_BASS_BAND0 // Convert the new volume to hex value usNewVol = 4*dNewVolDb + 47; // Calculate the number of steps

```
usNumSteps = abs(usNewVol - usCurrentVol);
if (usNumSteps == 0) return;
for (int i = 0; i++; usNumSteps)
{
 if (usNewVol > usCurrentVol)
++usCurrentVol;
 else
--usCurrentVol;
Write DAP_AUDIO_EQ_BASS_BAND0 usCurrentVol;
}
```
TONE CONTROL - BASS AND TREBLE CHANGE

This programming example shows how to program the Tone Control Bass and Treble when end-user changes it on the fly.

Tone Control Bass and Treble volume should be ramped in 0.5 dB steps in order to avoid any pops. The example assumes that Treble is changed to a new value. Bass can be programmed similarly.

// Read current Treble value usCurrentVal = Read DAP_AUDIO_EQ_TREBLE_BAND4 // Convert the new Treble value to hex value usNewVol = 4*dNewValDb + 47; // Calculate the number of steps usNumSteps = abs(usNewVal - usCurrentVal); if (usNumSteps == 0) return; for (int $i = 0$; $i++$; usNumSteps) { if (usNewVal > usCurrentVal) ++usCurrentVal; else --usCurrentVal; Write DAP_AUDIO_EQ_TREBLE_BAND4 usCurrentVal; }

FREESCALE SURROUND ON/OFF

This programming example shows how to program the Surround when end-user turns it on/off on his device.

The Surround width should be ramped up to highest value before enabling/disabling the Surround to avoid any pops.

```
// Read current Surround width value
// WIDTH_CONTROL bits 6:4
usOriginalVal = (Read DAP_SGTL_SURROUND >> 4) && 
0x0003;
usNextVal = usOriginalVal;
// Ramp up the width to maximum value of 7
for (int i = 0; i++; (7 - usOriginalVal)
{
 ++usNextVal;
 Modify DAP_SGTL_SURROUND->WIDTH_CONTROL 
usNextVal;
}
```
// Enable (To disable, write 0x0000) Surround

SGTL5000

```
FUNCTIONAL DEVICE OPERATION
PROGRAMMING EXAMPLES
```
// SELECT bits 1:0

```
Modify DAP_SGTL_SURROUND->SELECT 0x0003;
```

```
// Ramp down the width to original value
for (int i = 0; i++; (7 - usOriginalVal)
```

```
{
 --usNextVal;
```

```
 Modify DAP_SGTL_SURROUND->WIDTH_CONTROL 
usNextVal;
```

```
}
```
BASS ENHANCE ON/OFF

This programming example shows how to program the Bass Enhance on/off when end-user turns it on/off on his device.

The Bass level should be ramped down to the lowest Bass before Bass Enhance feature is turned on/off.

// Read current Bass level value

// BASS_LEVEL bits 6:0 usOriginalVal = Read DAP_BASS_ENHANCE_CTRL && 0x007F;

usNextVal = usOriginalVal;

// Ramp Bass level to lowest bass (lowest bass = 0x007F) usNumSteps = abs(0x007F - usOriginalVal); for (int $i = 0$; $i++$; usNumSteps)

Table 14. CHIP_ID 0x0000

{

 ++usNextVal; Modify DAP_BASS_ENHANCE_CTRL->BASS_LEVEL usNextVal;

} // Enable (To disable, write 0x0000) Bass Enhance // EN bit 0 Modify DAP_BASS_ENHANCE->EN 0x0001; // Ramp Bass level back to original value

for (int $i = 0$; $i++$; usNumSteps)

{ --usNextVal; Modify DAP_BASS_ENHANCE_CTRL->BASS_LEVEL usNextVal;

}

AUTOMATIC VOLUME CONTROL (AVC) ON/OFF

This programming example shows how to program the AVC on/off when end-user turns it on/off on his device.

// Enable AVC (To disable, write 0x0000) Modify DAP_AVC_CTRL->EN 0x0001 // bit 0 Register description CHIP_ID 0x0000

Table 15. CHIP_DIG Power 0x0002

Table 16. CHIP_CLK_CTRL 0x0004

Table 17. CHIP_I2S_CTRL 0x0006

Table 18. CHIP_SSS_CTRL 0x000A

Table 19. CHIP_ADCDAC_CTRL 0x000E

Table 20. CHIP_DAC_VOL 0x0010

Table 21. CHIP_PAD_STRENGTH 0x0014

Table 22. CHIP_ANA_ADC_CTRL 0x0020

Table 23. CHIP_ANA_HP_CTRL 0x0022

[Table](#page-36-0) 24 is an analog control register that includes mutes, input selects, and zero-cross-detectors for the ADC, headphone, and lineout.

Table 24. 7.0.0.11. CHIP_ANA_CTRL 0x0024

The [Table 25, CHIP_LINREG_CTRL 0x0026](#page-37-0) register

controls the VDDD linear regulator and the charge pump.

Table 25. CHIP_LINREG_CTRL 0x0026

The [Table 26, CHIP_REF_CTRL 0x0028](#page-38-0) register controls the bandgap reference bias voltage and currents.

Table 26. CHIP_REF_CTRL 0x0028

The [Table 27, CHIP_MIC_CTRL 0x002A](#page-39-0) register controls the microphone gain and the internal microphone biasing circuitry.

Table 27. CHIP_MIC_CTRL 0x002A

Table 28. CHIP_LINE_OUT_CTRL 0x002C

Table 29. CHIP_LINE_OUT_VOL 0x002E

Table 30. Line Out Output Level Values

The [Table 31, CHIP_ANA_POWER 0x0030](#page-41-0) register

contains all of the power down controls for the analog blocks. The only other powerdown controls are BIAS_RESISTOR in

the MIC_CTRL register and the EN_ZCD control bits in ANA_CTRL.

The [Table 32, CHIP_PLL_CTRL 0x0032](#page-43-0) register may only be changed after reset, and before PLL_POWERUP is set.

Table 32. CHIP_PLL_CTRL 0x0032

[Table 33, CHIP_CLK_TOP_CTRL 0x0034](#page-44-0) has the

miscellaneous controls for the clock block.

Table 33. CHIP_CLK_TOP_CTRL 0x0034

Status bits for analog blocks are found in Table 34, [CHIP_ANA_STATUS 0x0036](#page-45-0)

Table 34. CHIP_ANA_STATUS 0x0036

[Table 35, CHIP_ANA_TEST1 0x0038](#page-45-1) and Table 36, [CHIP_ANA_TEST2 0x003A](#page-46-0) register controls are intended only for debug.

Table 35. CHIP_ANA_TEST1 0x0038

SGTL5000

Table 36. CHIP_ANA_TEST2 0x003A

The [Table 37, CHIP_SHORT_CTRL 0x003C](#page-48-0) register

contains controls for the headphone short detectors.

Table 37. CHIP_SHORT_CTRL 0x003C

Table 38. DAP_CONTROL 0x0100

Table 39. DAP_PEQ 0x0102

Table 40. DAP_BASS_ENHANCE 0x0104

Table 41. DAP_BASS_ENHANCE_CTRL 0x0106

Table 42. DAP_AUDIO_EQ 0x0108

Table 43. DAP_SGTL_SURROUND 0x010A

Table 44. DAP_FILTER_COEF_ACCESS 0x010C

Table 45. DAP_COEF_WR_B0_MSB 0x010E

Table 46. DAP_COEF_WR_B0_LSB 0x0110

Table 47. DAP_AUDIO_EQ_BASS_BAND0 0x0116 115 Hz

Table 48. DAP_AUDIO_EQ_BAND1 0x0118 330 Hz

Table 49. DAP_AUDIO_EQ_BAND2 0x011A 990 Hz

Table 50. DAP_AUDIO_EQ_BAND3 0x011C 3000 Hz

Table 51. DAP_AUDIO_EQ_TREBLE_BAND4 0x011E 9900 Hz

[Table 52, DAP_MAIN_CHAN 0x0120](#page-55-0) sets the main channel volume level

. **Table 52. DAP_MAIN_CHAN 0x0120**

[Table 53, DAP_MIX_CHAN 0x0122](#page-55-1) sets the mix channel volume level

. **Table 53. DAP_MIX_CHAN 0x0122**

Table 54. DAP_AVC_CTRL 0x0124

Table 55. DAP_AVC_THRESHOLD 0x0126

Table 56. DAP_AVC_ATTACK 0x0128

Table 57. DAP_AVC_DECAY 0x012A

Table 58. DAP_COEF_WR_B1_MSB 0x012C

Table 64. DAP_COEF_WR_A2_MSB 0x0138

TYPICAL APPLICATIONS

INTRODUCTION

Typical connections shown in the following application diagrams demonstrate the flexibility of the SGTL5000. Both low cost and low power configurationsare presented,

although it should be noted that all configurations offer a low cost design with high performance and low power.

SGTL5000

- $1\,.$ VDDD is driven externally by 1.2V supply.
- $2.$ VDDA is driven at 1.6V
- 3. VDDIO is driven at 3.1V

 Figure 20. SGTL5000 Lowest Power Application Schematic for 20 QFN

1. VDDD is derived internally (no need for external cap)
2. VDDA and VDDIO are supplied from same voltage that is between 3.1V
and 3.6V. By using the same voltage this allows removal of power
decoupling cap. By using a vol CPFILT can be removed.

 Figure 23. SGTL5000 Lowest Power Application Schematic for 32 QFN

PACKAGING

PACKAGE DIMENSIONS

For the most current package revision, visit **www.freescale.com** and perform a keyword search using the 98Axxxxxxxxx listed on the following pages.

REVISION 0

EP SUFFIX 20-PIN 98ARE10742D REVISION 0

EP SUFFIX 20-PIN 98ARE10742D REVISION 0

FC SUFFIX 32-PIN 98ARE10739D REVISION 0

DETAIL N CORNER CONFIGURATION OPTION

DETAIL M PREFERRED BACKSIDE PIN 1 INDEX

DETAIL G VIEW ROTATED 90° CW

FC SUFFIX 32-PIN 98ARE10739D REVISION 0

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.
- $\sqrt{4}$ dimensions of optional features are for reference only.
- $\sqrt{5}$ COPLANARITY APPLIES TO LEADS, AND DIE ATTACH PAD.
- 6. MIN METAL GAP SHOULD BE 0.2MM.

FC SUFFIX 32-PIN 98ARE10739D REVISION 0

REVISION HISTORY

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further to products herein. Freescale Semiconductor makes no warranty, representation or regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", be validated for each customer application by technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Qorivva, S12 MagniV, SMARTMOS and Xtrinsic are trademarks of Freescale Semiconductor, Inc. ARM is the registered trademark of ARM Limited. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners. ©2011 Freescale Semiconductor, Inc.

SGTL5000 Rev. 4.0 11/ 2011