Atmel AT25512

SPI Serial EEPROM 512-Kbit (65,536 x 8)

DATASHEET

Features

Atmel

- Serial Peripheral Interface (SPI) compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Datasheet describes Mode 0 operation
- Low-voltage operation
 - 1.8 (V_{CC} = 1.8V to 5.5V)
- 20MHz clock rate (4.5V 5.5V)
- 128-byte Page Mode and Byte Write operation supported
- Block write protection
 - Protect 1/4, 1/2, or entire array
- Write Protect (WP) pin and Write Disable instructions for both hardware and software data protection
- Self-timed write cycle (5ms max)
- High reliability
 - Endurance: 1,000,000 write cycles
 - Data retention: 40 years
- Lead-free/Halogen-free devices
- 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN packages
- Die sale options: wafer form, waffle pack, and bumped die

Description

The Atmel[®] AT25512 provides 524,288 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 65,536 words of eight bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN packages. In addition, the device operates from 1.8V to 5.5V.

AT25512 is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

1. Pin Configurations and Pinouts

Name CS	Function Chip Select	8-lead SOIC	8-lead TSSOP
so	Serial Data Output	CS 1 8 V _{CC} SO 2 7 HOLD	CS 1 8 V _{CC} SO 2 7 HOLD
WP	Write Protect	WP 3 6 SCK GND 4 5 SI	WP 3 6 SCK GND 4 5 SI
GND	Ground	Top View	Top View
SI	Serial Data Input	·	UDFN
SCK	Serial Data Clock		B V _{CC}
HOLD	Suspends Serial Input	SO 2 WP 3	T HOLD SCK
V _{CC}	Power Supply	GND 4	5 SI
		Тор	View

Figure 1. Pin Configurations


Block Write Protection is enabled by programming the status register with top ¼, top ½, or entire array of Write Protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware Data Protection is provided via the WP pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

2. Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on any pin with respect to ground	-1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3. Block Diagram



4. Electrical Specifications

Table 4-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 5.0V$ (unless otherwise noted).

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

Table 4-2. DC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}$ C to +85°C, $V_{CC} = 1.8$ V to 5.5V, (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
I _{CC1}	Supply Current	V _{CC} = 5.0V at 20MH SO = Open, Read	Ζ,		9.0	10.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V at 10MH SO = Open, Read, V			5.0	7.0	mA
I _{CC3}	Supply Current	V _{CC} = 5.0V at 1MHz, SO = Open, Read, Write			2.2	3.5	mA
I _{SB1}	Standby Current	V_{CC} = 1.8V, \overline{CS} = V_{CC}			0.2	3.0	μA
I _{SB2}	Standby Current	V_{CC} = 2.7V, \overline{CS} = V_{CC}			0.5	3.0	μA
I _{SB3}	Standby Current	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$			2.0	5.0	μA
I _{IL}	Input Leakage	V_{IN} = 0V to V_{CC}	V_{IN} = 0V to V_{CC}			3.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC} , T_{AC}	= 0°C to 70°C	-3.0		3.0	μA
V _{IL} ⁽¹⁾	Input Low-voltage			-1.0		V _{CC} x 0.3	V
V _{IH} ⁽¹⁾	Input High-voltage					V _{CC} + 0.5	V
V _{OL1}	Output Low-voltage	26 < 11 < 5 51	I _{OL} = 3.0mA			0.4	V
V _{OH1}	Output High-voltage	$3.6 \le V_{CC} \le 5.5 V$	I _{OH} = -1.6mA	V _{CC} –0.8			V
V _{OL2}	Output Low-voltage	$1.8V \le V_{CC} \le 3.6V$	I _{OL} = 0.15mA			0.2	V
V _{OH2}	Output High-voltage	$1.0V \ge V_{CC} \ge 3.0V$	I _{OH} = -100μA	V _{CC} –0.2			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 4-3. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40$ °C to + 85 °C, V_{CC} = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Мах	Units
f _{scк}	SCK Clock Frequency	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	20 10 5	MHz
t _{RI}	Input Rise Time	4.5–5.5 2.7–5.5 1.8–5.5		2 2 2	μs
t _{FI}	Input Fall Time	4.5–5.5 2.7–5.5 1.8–5.5		2 2 2	hs
t _{WH}	SCK High Time	4.5–5.5 2.7–5.5 1.8–5.5	20 40 80		ns
t _{WL}	SCK Low Time	4.5–5.5 2.7–5.5 1.8–5.5	20 40 80		ns
t _{cs}	CS High Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t _{css}	CS Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t _{CSH}	CS Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t _{su}	Data In Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t _H	Data In Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t _{HD}	Hold Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t _{CD}	Hold Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t _v	Output Valid	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	20 40 80	ns
t _{HO}	Output Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0		ns

Table 4-3. AC Characteristics (Continued)

Applicable over recommended operating range from $T_{AI} = -40$ °C to + 85 °C, V_{CC} = As Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Мах	Units
t _{LZ}	Hold to Output Low Z	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	25 50 100	ns
t _{HZ}	Hold to Output High Z	4.5–5.5 2.7–5.5 1.8–5.5		25 50 100	ns
t _{DIS}	Output Disable Time	4.5–5.5 2.7–5.5 1.8–5.5		25 50 100	ns
t _{wc}	Write Cycle Time	4.5–5.5 2.7–5.5 1.8–5.5		5 5 5	ms
Endurance ⁽¹⁾	5.0V, 25°C, Page Mode		1,000	0,000	Write Cycles

Note: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.

5. Serial Interface Description

Master: The device that generates the serial clock.

Slave: Because the Serial Clock pin (SCK) is always an input, AT25512 always operates as a slave.

Transmitter/Receiver: AT25512 has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

Serial Opcode: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the opcode that defines the operations to be performed.


Invalid Opcode: If an invalid opcode is received, no data will be shifted into AT25512, and the Serial Output pin (SO) will remain in a high impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.

Chip Select: AT25512 is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the SO pin will remain in a high impedance state.

Hold: The $\overline{\text{HOLD}}$ pin is used in conjunction with the $\overline{\text{CS}}$ pin to select AT25512. When the device is selected and a serial sequence is underway, Hold can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the $\overline{\text{HOLD}}$ pin must be brought low while the SCK pin is low. To resume serial communication, the $\overline{\text{HOLD}}$ pin is brought high while the SCK pin is low (SCK may still toggle during Hold). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

Write Protect: The Write Protect pin (\overline{WP}) will allow normal read/write operations when held high. When the \overline{WP} pin is brought low, and WPEN bit is one, all write operations to the status register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the status register. The \overline{WP} pin function is blocked when the WPEN bit in the status register is zero. This will allow the user to install the AT25512 device in a system with the \overline{WP} pin tied to ground, and still be able to write to the status register. All \overline{WP} pin functions are enabled when the WPEN bit is set to one.





6. Functional Description

The AT25512 is designed to interface directly with the Synchronous Serial Peripheral Interface (SPI) of the 6800 type series of microcontrollers.

The AT25512 utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 7-3. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low \overline{CS} transition.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X010	Write Data to Memory Array

Table 6-1. Instruction Set For Atmel AT25512

Write Enable (WREN): The device will power-up in the write disable state when V_{CC} is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

Write Disable (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the \overline{WP} pin.

Read Status Register (RDSR): The Read Status Register instruction provides access to the status register. The ready/busy and write enable status of the device can be determined by the RDSR instruction. Similarly, The Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6-2. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	Х	Х	BP1	BP0	WEN	RDY

Table 6-3. Read Status Register Bit Definition

Bit	Definition			
Bit 0 (RDY)	Bit $0 = 0$ (\overline{RDY}) indicates the device is ready. Bit $0 = 1$ indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit 1 = 0 indicates the device <i>is not</i> write enabled. Bit 1 = 1 indicates the device is write enabled.			
Bit 2 (BP0)	See Table 6-4 on page 10.			
Bit 3 (BP1)	See Table 6-4 on page 10.			
Bits 4 – 6 are zeros	when the device is not in an internal write cycle.			
Bit 7 (WPEN)	7 (WPEN) See Table 6-5 on page 10.			
Bits 0 – 7 are ones o	during an internal write cycle.			

Write Status Register (WRSR): The WRSR instruction allows the user to select one of four levels of protection. AT25512 is divided into four array segments:

- None or
- Top quarter (1/4) or
- Top half (1/2) or
- All of the memory segments can be protected

Any of the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in Table 6-4.

The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, t_{WC} , RDSR).

	Status Re	gister Bits	Array Addresses Protected
Level	BP1	BP0	Atmel AT25512
0	0	0	None
1(1⁄4)	0	1	C000h – FFFFh
2(1⁄2)	1	0	8000h – FFFFh
3(All)	1	1	0000h – FFFFh

Table 6-4. Block Write Protect Bits

The WRSR instruction also allows the user to enable or disable the Write Protect (\overline{WP}) pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is one. Hardware Write Protection is disabled when *either* the \overline{WP} pin is high or the WPEN bit is zero. When the device is Hardware Write Protected, writes to the Status Register, including the Block Protect bits and the WPEN bit, and the Block Protect sections in the memory array are disabled. Writes are only allowed to sections of the memory which are not block protected.

Note: When the WPEN bit is hardware write protected, it cannot be changed back to zero, as long as the WP pin is held low.

WPEN	WP	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

Table 6-5. WPEN Operation

Read Sequence (Read): Reading the AT25512 via the SO pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the Read op-code is transmitted via the SI line followed by the byte address to be read (see Table 6-6). Upon completion, any data on the SI line will be ignored. The data (D7 – D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.

Write Sequence (Write): In order to program the AT25512, two separate instructions must be executed. First, the device *must be write enabled* via the Write Enable (WREN) Instruction. Then a Write instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A write instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the Write opcode is transmitted via the SI line followed by the byte address and the data (D7 – D0) to be programmed (see Table 6-6). Programming will start after the \overline{CS} pin is brought high. (The low-to-high transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The ready/busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = 1, the write cycle is still in progress. If Bit 0 = 0, the write cycle has ended. Only the Read Status Register instruction is enabled during the write programming cycle.


The AT25512 is capable of a 128-byte Page Write operation. After each byte of data is received, the seven low order address bits are internally incremented by one; the high order bits of the address will remain constant. If more than 128 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. AT25512 is automatically returned to the write disable state at the completion of a write cycle.


NOTE: If the device is not Write Enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new CS falling edge is required to re-initiate the serial communication.

Address	Atmel AT25512		
A _N	$A_{15} - A_0$		

Table 6-6. Address Key

7. Timing Diagrams (SPI Mode 0 (0, 0))











Figure 7-2. WREN Timing


Figure 7-4. RDSR Timing














8. Part Marking Scheme

0-16:	ATMLHYWW 5F 1 @ AAAAAAA	8-lead TSSOP	6.0 x 4.9 mn		
	ATMLHYWW 5F 1 @	ATHYWW	6.0 x 4.9 mn	n Body	
	HHH			ATMLHYWW 5F1 @ AAAAAAAA	
	designates pin 1 kage drawings are not to scale				
	ation				
AT25512		Truncation Code ###	·5F		
		Truncation Code ###	:5F	Voltages	
Date Codes	M = Month			Voltages % = Minir	num Voltage
AT25512 Date Codes Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018 5: 2015 9: 2019	A: January B: February 	WW = Work Week of 02: Week 2 04: Week 4 		-	num Voltage min
Date Codes Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018 5: 2015 9: 2019	A: January B: February L: December	WW = Work Week of 02: Week 2 04: Week 4 52: Week 52		% = Minir 1: 1.8V	min
Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018	A: January B: February L: December	WW = Work Week of 02: Week 2 04: Week 4 	Assembly	% = Minir 1: 1.8V Grade/Lead F	
Date Codes Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018 5: 2015 9: 2019 Country of Assembly @ @ = Country of Assembly	A: January B: February L: December	WW = Work Week of 02: Week 2 04: Week 4 52: Week 52 t Number	Assembly	% = Minir 1: 1.8V Grade/Lead F H: Indus	min inish Material strial/NiPdAu
Date Codes Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018 5: 2015 9: 2019 Country of Assembly @ = Country of Assembly Trace Code	A: January B: February L: December	WW = Work Week of 02: Week 2 04: Week 4 52: Week 52 t Number AA = Atmel Wafer Lot Nur	Assembly	% = Minir 1: 1.8V Grade/Lead F	min inish Material strial/NiPdAu tion
Date Codes Y = Year 2: 2012 6: 2016 3: 2013 7: 2017 4: 2014 8: 2018 5: 2015 9: 2019 Country of Assembly @ = Country of Assembly Trace Code XX = Trace Code (Atme	A: January B: February L: December	WW = Work Week of 02: Week 2 04: Week 4 52: Week 52 t Number AA = Atmel Wafer Lot Nur	Assembly	% = Minir 1: 1.8V Grade/Lead F H: Indus Atmel Trunca AT: Atme ATM: Atme	min inish Material strial/NiPdAu tion

9. Atmel AT25512 Ordering Information

Ordering Code	Package	Voltage	Operation Range
AT25512N-SH-B ⁽¹⁾	8S1		
AT25512N-SH-T ⁽²⁾	031	1.8V to 5.5V	Lead-free/Halogen-free NiPDAu Lead Finish Industrial Temperature
AT25512-TH-B ⁽¹⁾	8A2 8Y7		
AT25512-TH-T ⁽²⁾			(-40°C to 85°C)
AT25512Y7-YH-T ⁽²⁾		-	
AT25512-W-11 ⁽³⁾	Wafer Sale	1.8V to 5.5V	Industrial Temperature (–40°C to 85°C)


Notes: 1. B = Bulk delivery in tubes:


- SOIC and TSSOP = 100 per tube
- 2. T = Tape and reel delivery:
 - SOIC = 4K per reel
 - TSSOP and UDFN = 5K per reel
- 3. Available in waffle pack, tape and reel, and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Atmel for more details.


Package Type				
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline Package (TSSOP)			
8Y7	8-pad, 6.0x4.9mm body, 1.27mm pitch, UltraThin SAP, Dual No Lead Package (Sawn) (UDFN)			

10. Packaging Information

10.1 8S1 — 8-lead JEDEC SOIC







11. Revision History

Doc. Rev.	Date	Comments
5165H	8/2012	Updated part markings and package drawings. Updated template.
5165G	9/2009	Updated Part Marking Scheme.
5165F	3/2009	Changed Maximum Operating Voltage from 4.3V to 6.25V in the Absolute Maximum Ratings Table on page 2.
5165E	8/2008	Updated for 1.8V - 5.5V operation.
5165D	5/2008	Added part marking diagram information.
5165C	8/2007	Changed address bit number to seven on page 9. Removed Preliminary status.
5165B	6/2007	Changed spacing on table notes. Reworked figure 4-8. Updated to new template. Changed status to Preliminary.
5165A	1/2007	Initial document release.

Atmel

Enabling Unlimited Possibilities®

Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN **Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 5165H-SEEPR-8/2012

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINCEMENT. IN NO EVENT SHALL ATMEL E LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.