Atmel

Atmel AT24CS04 and AT24CS08

I²C-Compatible (2-wire) Serial EEPROM with a Unique, Factory Programmed 128-bit Serial Number 4-Kbit (512 x 8), 8-Kbit (1024 x 8)

PRELIMINARY DATASHEET

Standard Features

- Low-voltage operation
 V_{CC} = 1.7V to 5.5V
- Internally organized as 512 x 8 (4-Kbit) or 1024 x 8 (8-Kbit)
- I²C-compatible (2-wire) serial interface
- Schmitt Trigger, filtered inputs for noise suppression
- Bidirectional data transfer protocol
- 400kHz (1.7V) and 1MHz (2.5V, 2.7, 5.0V) compatibility
- Write Protect pin for hardware data protection
 - 16-byte page write mode
 - Partial page writes allowed
- Self-timed write cycle (5ms max)
- High-reliability
 - Endurance: 1,000,000 write cycles
 - Data retention: 100 years
- Green package options (Pb/Halide-free/RoHS-compliant)
 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, and 5-lead SOT23
- Die sale options: wafer form and tape and reel available

Enhanced Features in the CS Serial EEPROM Series

- All standard features supported
- 128-bit unique factory-programmed serial number
 - Permanently locked, read-only value
 - Stored in a separate memory area
 - Guaranteed unique across entire CS Series of Serial EEPROMs

1. Description


The Atmel[®] AT24CS04 and AT24CS08 provides 4096/8192 bits of Serial Electrically Erasable and Programmable Read-only Memory (EEPROM) organized as 512/1024 words of eight bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24CS04/08 is available in space-saving, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN and 5-lead SOT23 packages and is accessed via a 2-wire serial interface. In addition, both devices fully operate from 1.7V to 5.5V V_{CC}.

The AT24CS04/08 provides the additional feature of a factory programmed, guaranteed unique 128-bit serial number, while maintaining all of the traditional features available in the 4-Kbit or 8-Kbit Serial EEPROM. The time consuming step of performing and ensuring true serialization of product on a manufacturing line can be removed from the production flow by employing the CS Series Serial EEPROM. The 128-bit serial number is programmed and permanently locked from future writing during the Atmel production process. Further, this 128-bit location does not consume any of the user read/write area of the 4-Kbit or 8-Kbit Serial EEPROM. The uniqueness of the serial number is guaranteed across the entire CS Series of Serial EEPROMs, regardless of the size of the memory array or the type of interface protocol. This means that as an application's needs for memory size or interface protocol evolve in future generations, any previously deployed serial number from any Atmel CS Series Serial EEPROM part will remain valid.

2. Pin Descriptions and Pinout

Pin Name	Function
NC	No Connect
A ₁	Address Input (4K only)
A ₂	Address Input
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
GND	Ground
V _{CC}	Power Supply

Figure 2-1. Pin Configuration



Note: For use of 5-lead SOT23, the software A2, A1, and A0 bits in the device address word must be set to zero to properly communicate with the device.


3. Absolute Maximum Ratings

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any pin with respect to ground–1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0mA

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4. Block Diagram





5. Pin Description

Serial Clock (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial Data (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

Device Addresses (A₂, A₁): The AT24CS04 uses the A_2 and A_1 inputs for hard wire addressing allowing a total of four 4-Kbit devices to be addressed on a single bus system. Pin 1 is a no connect and can be connected to ground.

The AT24CS08 only uses the A_2 input for hardware addressing and a total of two 8K devices may be addressed on a single bus system. Pins 1 and 2 are no connects and can be connected to ground. Refer to Section 8. "Device Addressing" on page 10 for details about the pin state and the required protocol for communication .

The device address pins are not available on the SOT23 package offering. Refer to Section 8. "Device Addressing" on page 10 for details on the protocol requirements with this package.

Write Protect (WP): AT24CS04/08 has a Write Protect (WP) pin that provides hardware data protection. When the Write Protect pin is connected to ground (GND), normal read/write operations to the full array are possible. When the Write Protect pin is connected to V_{CC} , all write operations to the memory are inhibited but read operations are still possible. This operation is summarized in Table 5-1 below.

WP Pin	Part of the Array Protected
Status	Atmel AT24CS04/08
At V _{CC}	Full Array
At GND	Normal Read/Write Operations

Table 5-1. Write Protect

6. Memory Organization

Atmel AT24CS04, 4K Serial EEPROM: Internally organized with 32 pages of 16 bytes each, the 4-Kbit device requires a 9-bit data word address for random word addressing.

Atmel AT24CS08, 8K Serial EEPROM: Internally organized with 64 pages of 16 bytes each, the 8-Kbit device requires a 10-bit data word address for random word addressing.

Table 6-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}$ C, f = 1.0MHz, $V_{CC} = 1.7$ V to 5.5V

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance (A ₁ , A ₂ , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 6-2. DC Characteristics

Applicable over recommended operating range from: T_{AI} = -40°C to +85°C, V_{CC} = 1.7V to 5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{CC}	Supply Voltage		1.7		5.5	V
I _{CC1}	Supply Current V_{CC} = 5.0V	Read at 400kHz		0.4	1.0	mA
I _{CC2}	Supply Current V_{CC} = 5.0V	Write at 400kHz		2.0	3.0	mA
I _{SB1}	Standby Current V _{CC} = 1.7V	V_{IN} = V_{CC} or V_{SS}			1.0	μA
I _{SB2}	Standby Current V_{CC} = 5.5V	V_{IN} = V_{CC} or V_{SS}			6.0	μA
I _{LI}	Input Leakage Current	V_{IN} = V_{CC} or V_{SS}		0.10	3.0	μA
I _{LO}	Output Leakage Current	V_{OUT} = V_{CC} or V_{SS}		0.05	3.0	μA
V _{IL}	Input Low Level ⁽¹⁾		-0.6		V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL1}	Output Low Level V _{CC} = $1.7V$	I _{OL} = 0.15mA			0.2	V
V _{OL2}	Output Low Level V _{CC} = 3.0V	I _{OL} = 2.1mA			0.4	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 6-3. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}$ C to +85°C, $V_{CC} = 1.7$ V to 5.5V, CL = 1TTL Gate and 100pF (unless otherwise noted)

		1.	7V	2.5V,	5.0V	
Symbol	Parameter	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.2		0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6		0.4		μs
t _l	Noise Suppression Time		100		50	ns
t _{AA}	Clock Low to Data Out Valid	0.1	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start	1.3		0.5		μs
t _{HD.STA}	Start Hold Time	0.6		0.25		μs
t _{SU.STA}	Start Setup Time	0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time	0		0		μs
t _{SU.DAT}	Data In Setup Time	100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾		300		100	ns
t _{su.sto}	Stop Setup Time	0.6		0.25		μs
t _{DH}	Data Out Hold Time	50		50		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V		1,000	0,000		Write Cycles

Note: 1. This parameter is ensured by characterization only.

7. Device Operation

Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 7-4 on page 9). Data changes during SCL high periods will indicate a Start or Stop condition as defined below.

Start Condition: A high-to-low transition of SDA with SCL high is a Start condition which must precede any other command (see Figure 7-5 on page 9).

Stop Condition: A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop command will place the EEPROM in a standby power mode (see Figure 7-5 on page 9).

Acknowledge: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

Standby Mode: The AT24CS04/08 features a low-power standby mode which is enabled upon power-up as well as after the receipt of the Stop bit and the completion of any internal operations.

2-wire Software Reset: After an interruption in protocol, power loss, or system reset, any 2-wire part can be reset by following these steps:

- 1. Create a start bit condition.
- 2. Clock nine cycles.
- 3. Create another start bit followed by stop bit condition as shown in Figure 7-1.

The device is ready for next communication after above steps have been completed.

Figure 7-1. Software reset






Figure 7-2. Bus Timing



SCL: Serial Clock, SDA: Serial Data I/O

Figure 7-3. Write Cycle Timing


SCL: Serial Clock, SDA: Serial Data I/O




Note: 1. The write cycle time t_{WR} is the time from a valid Stop condition of a write sequence to the end of the internal clear/write cycle.



Figure 7-4. Data Validity









Figure 7-6. Output Acknowledge





8. Device Addressing

Standard EEPROM Access: The 4-Kbit and 8-Kbit EEPROM device requires an 8-bit device address word following a Start condition to enable the chip for a read or write operation.

The device address word consists of a mandatory `1010' (Ah) sequence for the first four most significant bits as shown in Figure 8-1 below. This is common to all Serial EEPROM devices.

The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a memory page address bit (P0). The two device address bits must compare to their corresponding hard-wired input pins. Pin 1 is a no connect. The 8K EEPROM only uses the A2 device address bit with the next two bits being for memory page addressing (P1, P0). The A2 must compare to its corresponding hard-wired A₂ input pin. Pins 1 and 2 are not connected.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.

Note: For the SOT23 package offering, the 4-Kbit EEPROM software A2 and A1 bits in the device address word must be set to zero to properly communicate. The 8-Kbit EEPROM software A2 bit in the device address word must be set to zero to properly communicate in the SOT23 package.

Serial Number Access: The AT24CS04 and AT24CS08 utilizes a separate memory block containing a factory programmed 128-bit serial number. Access to this memory location is obtained by beginning the device address word with a `1011' (Bh) sequence.

The behavior of the next three bits remain the same as during a standard EEPROM addressing sequence. These three bits must compare to their corresponding hard-wired input pins A_2 and A_1 (4-Kbit only) in order for the part to acknowledge. The restrictions for these bits with a SOT23 package are the same when accessing the serial number feature.

The eighth bit of the device address needs be set to a one to read the Serial Number. A zero in this bit position, other than during a dummy write sequence to set the address pointer, will result in a unknown data read from the part. Writing or altering the 128-bit serial number is not possible.

Further specific protocol is needed to read the serial number from of the device. See Read Operations on page 11 for more details on accessing the special feature.

Density	Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
4-Kbit	EEPROM	1	0	1	0	A ₂	A ₁	P0	R/W
	Serial Number	1	0	1	1	A ₂	A ₁	0	1
8-Kbit	EEPROM	1	0	1	0	A ₂	P1	P0	R/W
	Serial Number	1	0	1	1	A ₂	0	0	1

Table 8-1. Device Address

MSB

LSB

9. Write Operations

Byte Write: A Byte Write operation requires an 8-bit word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a Stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR}, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the Write is complete (see Figure 10-1 on page 12).

Page Write: The 4-Kbit and 8-Kbit devices are capable of 16-byte Page Writes. A Page Write is initiated in the same way as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen additional data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the Page Write sequence with a Stop condition (see Figure 10-2 on page 12).

The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the internally generated word address reaches the page boundary, the subsequent byte loaded will be placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data word address will roll-over and previously loaded data will be overwritten.

Acknowledge Polling: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a Start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the next read or write sequence to begin.

10. Read Operations

Read operations are initiated in the same way as Write operations with the exception that the Read/Write select bit in the device address word is set to one. There are four types of read operations:

- Current Address Read
- Random Address Read
- Sequential Read
- Serial Number Read

Current Address Read: The internal data word address counter maintains the last address accessed during the last Read or Write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page. The address roll-over during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an zero but does generate a following Stop condition (see Figure 10-3 on page 13).

Random Read: A Random Read requires a dummy byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another Start condition. The microcontroller now initiates a Current Address Read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following Stop condition (see Figure 10-4 on page 13).

Sequential Read: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a following Stop condition (see Figure 10-5 on page 13).

Serial Number Read: Reading the serial number is similar to the sequential read sequence but requires use of the device address seen in Figure 10-1 on page 12, a dummy write, and the use of specific word address.

Note: The entire 128-bit value must be read from the starting address of the serial number block to guarantee a unique number.

Since the address pointer of the device is shared between the EEPROM array and the serial number block, a dummy Write Sequence should be performed to ensure the address pointer is set to zero. Random reads of the serial number block are supported but if the previous operation was to the EEPROM array, the address pointer will retain the last access location, incremented by one. Reading the serial number from a location other than the initial address of the block will not result in a unique serial number.

Additionally, the word address must begin with a 10' sequence regardless of the intended address. If a word address other than 10' is used, then the device will output undefined data. Therefore, if the application desires to read the first byte of the serial number, the word address input would need to be 80h.

When the end of the 128-bit serial number is reached (16 bytes of data), the data word address will roll-over back to the beginning of the 128-bit serial number. The Serial Number Read operation is terminated when the microcontroller does not respond with an zero (ACK) and instead issues a Stop condition (see Figure 10-6 on page 14).

Figure 10-1. Byte Write






Figure 10-2. Page Write



Atmel


Figure 10-3. Current Address Read



S T S T W R E R A R T I А R T А Т Word Address (n) Device Address Е Device Address D Data (n) SDA LINE R A / C W K A C K A C K Μ S B Dummy Write

Figure 10-4. Random Read





S T


O P

N O

A C K








Note: * This bit is A1 hardware address bit for the AT24CS04, and this bit is a zero for the AT24CS08.



11. Part Markings

	r	8-lead SO	IC		8-lead TSSOP			
		# #		0	ATHYW ## M AAAAAA	@ 		
	·	8-lead UDI	FN		5-lead SOT-23		-	
		2.0 x 3.0 mm E	Body					
		I	## HM@ YXX ,			Top Mark Bottom Mark		
		Note 1: O designate	s pin 1					
Catalog I AT24CS0	Number Trunca	Note 1: © designate Note 2: Package drav			Code ##: N4			
	Number Trunca	Note 2: Package drav		Truncatior) Code ##: N4) Code ##: N8			
AT24CS0 AT24CS0 Date Coc	Number Trunca 14 18	Note 2: Package drav		Truncatior Truncatior	1 Code ##: N8	Voltages		
AT24CS0 AT24CS0	Number Trunca 14 18	Note 2: Package drav	wings are not to	Truncatior Truncatior	rk Week of Assembly 2 4	-		
AT24CS0 AT24CS0 Date Coc Y = Year 2: 2012 3: 2013 4: 2014 5: 2015	Number Trunca 14 18 Jes 6: 2016 7: 2017 8: 2018	M = Month A: January B: Februar 	wings are not to	Truncatior Truncatior WW = Wo 02: Week 04: Week 52: Week	rk Week of Assembly 2 4	M:		Material
AT24CS0 AT24CS0 Date Coc Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Country	Number Trunca 14 18 des 6: 2016 7: 2017 8: 2018 9: 2019	M = Month A: January B: Februar L: Decemb	wings are not to , y per Lot Nur	Truncatior Truncatior WW = Wo 02: Week 04: Week 52: Week mber	rk Week of Assembly 2 4	M: Grade/L H:	1.7V min	NiPdAu
AT24CS0 AT24CS0 Date Coc Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Country	Number Trunca 14 18 195 6: 2016 7: 2017 8: 2018 9: 2019 of Assembly ntry of Assembly	M = Month A: January B: Februar L: Decemb	wings are not to , y per Lot Nur	Truncatior Truncatior WW = Wo 02: Week 04: Week 52: Week mber	rk Week of Assembly 2 4 52	Grade/L H: U:	1.7V min ead Finish Industrial/I	NiPdAu
AT24CS0 AT24CS0 Date Coo Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Country @ = Coun Trace Co XX = Trace	Number Trunca 14 18 195 6: 2016 7: 2017 8: 2018 9: 2019 of Assembly ntry of Assembly	M = Month A: January B: Februar L: Decemb	, y per Lot Nur AAAA	Truncation Truncation 02: Week 04: Week 52: Week mber	rk Week of Assembly 2 4 52	Grade/Lu H: U: Atmel Tr	1.7V min ead Finish Industrial/I Industrial/I uncation Atmel Atmel	NiPdAu
AT24CS0 AT24CS0 Date Coc Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Country @ = Coun Trace Co XX = Trace	Number Trunca 14 18 195 6: 2016 7: 2017 8: 2018 9: 2019 of Assembly ntry of Assembly ntry of Assembly ntry of Assembly	M = Month A: January B: Februar L: Decemb	, y per Lot Nur AAAA	Truncation Truncation 02: Week 04: Week 52: Week mber	rk Week of Assembly 2 4 52	Grade/L H: U: Atmel Tr AT: ATM:	1.7V min ead Finish Industrial/I Industrial/I uncation Atmel Atmel	NiPdAu
AT24CS0 AT24CS0 Date Coc Y = Year 2: 2012 3: 2013 4: 2014 5: 2015 Country @ = Coun Trace Co XX = Trace	Number Trunca 14 18 195 6: 2016 7: 2017 8: 2018 9: 2019 of Assembly ntry of Assembly ntry of Assembly ntry of Assembly	M = Month A: January B: Februar L: Decemb	, y per Lot Nur AAAA	Truncation Truncation 02: Week 04: Week 52: Week mber	rk Week of Assembly 2 4 52	Grade/L H: U: Atmel Tr AT: ATM:	1.7V min ead Finish Industrial/I Industrial/I uncation Atmel Atmel	NiPdAu

12. Ordering Code Detail



- ST = SOT23
- WWU = Wafer unsawn



13. Ordering Information

13.1 Atmel AT24CS04 Ordering Information

Additional package types that are not listed may be available. Please contact Atmel for more details.

Atmel Ordering Code	Package	Voltage	Operation Range
AT24CS04-SSHM-T ⁽¹⁾ (NiPdAu lead finish)	8S1		
AT24CS04-XHM-T ⁽¹⁾ (NiPdAu lead finish)	8X	1.7V to 5.5V	Lead-free/Halogen-free/ Industrial Temperature
AT24CS04-MAHM-T ⁽¹⁾ (NiPdAu lead finish)	8MA2	1.7 V 10 5.5 V	(–40°C to 85°C)
AT24CS04-STUM-T ⁽¹⁾	5TS1		
AT24CS04-WWU11M ⁽²⁾	Wafer Sale	1.7V to 5.5V	Industrial Temperature (–40°C to 85°C)

Notes: 1. T = Tape and reel

- SOIC = 4K units per reel
- TSSOP, UDFN, and SOT23 = 5K units per reel
- 2. For Wafer sales, please contact Atmel Sales.

	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead (UDFN)
5TS1	5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23)



13.2 Atmel AT24CS08 Ordering Information

Additional package types that are not listed may be available. Please contact Atmel for more details.

Atmel Ordering Code	Package	Voltage	Operation Range
AT24CS08-SSHM-T ⁽¹⁾ (NiPdAu lead finish)	8S1		
AT24CS08-XHM-T ⁽¹⁾ (NiPdAu lead finish)	8X	1.7V to 5.5V	Lead-free/Halogen-free/ Industrial Temperature
AT24CS08-MAHM-T ⁽¹⁾ (NiPdAu lead finish)	8MA2	1.7 V 10 5.5 V	(–40°C to 85°C)
AT24CS08-STUM-T ⁽¹⁾	5TS1		
AT24CS08-WWU11M ⁽²⁾	Wafer Sale	1.7V to 5.5V	Industrial Temperature (–40°C to 85°C)

Notes: 1. T = Tape and reel


- SOIC = 4K units per reel
- TSSOP, UDFN, and SOT23 = 5K units per reel
- 2. For Wafer sales, please contact Atmel Sales.


	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead (UDFN)
5TS1	5-lead, 2.90mm x 1.60mm body, Plastic Thin Shrink Small Outline (SOT23)

Atmel

14. Packaging Information


14.1 8S1 — 8-lead JEDEC SOIC






Atmel

14.3 8MA2 — 8-pad UDFN



14.4 5TS1 — 5-lead SOT23



15. Revision History

Doc. Rev.	Date	Comments
8766B	08/2012	 Update the device address table: 4-Kbit serial number bit 1 changed from P0 to 0. 8-Kbit serial number bit 2 changed from P1 to 0 and bit 2 from P0 to 0. Update the serial number read figure's device address. Correct figure, Serial Number Read, to change 0 to * and add note.
8766A	06/2012	Initial document release.

Atmel

Enabling Unlimited Possibilities®

Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA **Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN **Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 8766B-SEEPR-8/12

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION) DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.