# Dual Bidirectional I<sup>2</sup>C-bus and SMBus Voltage-Level Translator

The PCA9306 is a dual bidirectional  $I^2C$ -bus and SMBus voltage-level translator with an enable (EN) input.


## Features

- 2-bit Bidirectional Translator for SDA and SCL Lines in Mixed–Mode I<sup>2</sup>C–Bus Applications
- Standard–Mode, Fast–Mode, and Fast–Mode Plus I<sup>2</sup>C–Bus and SMBus Compatible
- Less Than 1.5 ns Maximum Propagation Delay to Accommodate Standard–Mode and Fast–Mode I<sup>2</sup>C–Bus Devices and Multiple Masters
- Allows Voltage Level Translation Between:
  - ◆ 1.0 V V<sub>ref(1)</sub> and 1.8 V, 2.5 V, 3.3 V or 5 V V<sub>bias(ref)(2)</sub>
  - ◆ 1.2 V V<sub>ref(1)</sub> and 1.8 V, 2.5 V, 3.3 V or 5 V V<sub>bias(ref)(2)</sub>
  - ♦ 1.8 V V<sub>ref(1)</sub> and 3.3 V or 5 V V<sub>bias(ref)(2)</sub>
  - 2.5 V  $V_{ref(1)}$  and 5 V  $V_{bias(ref)(2)}$
  - ◆ 3.3 V V<sub>ref(1)</sub> and 5 V V<sub>bias(ref)(2)</sub>
- Provides Bidirectional Voltage Translation With No Direction Pin
- Low 3.5 Ω ON–State Connection Between Input and Output Ports Provides Less Signal Distortion
- Open–Drain I<sup>2</sup>C–Bus I/O Ports (SCL1, SDA1, SCL2 and SDA2)
- 5 V Tolerant I<sup>2</sup>C–Bus I/O Ports to Support Mixed–Mode Signal Operation
- High–Impedance SCL1, SDA1, SCL2 and SDA2 Pins for EN = LOW
- Lock–Up Free Operation
- Flow Through Pinout for Ease of Printed–Circuit Board Trace Routing
- Packages Offered:
  - TSSOP-8, US8, UQFN8, UDFN8
- ESD Performance: 4000 V Human Body Model, 400 V Machine Model
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These are Pb–Free Devices



# **ON Semiconductor®**

http://onsemi.com



## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

#### **Function Description**

The PCA9306 is a dual bidirectional I<sup>2</sup>C–bus and SMBus voltage–level translator with an enable (EN) input, and is operational from 1.0 V to 3.6 V ( $V_{ref(1)}$ ) and 1.8 V to 5.5 V ( $V_{bias(ref)(2)}$ ).

The PCA9306 allows bidirectional voltage translations between 1.0 V and 5 V without the use of a direction pin. The low ON-state resistance ( $R_{on}$ ) of the switch allows connections to be made with minimal propagation delay. When EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports.


The PCA9306 is not a bus buffer that provides both level translation and physical capacitance isolation to either side of the bus when both sides are connected. The PCA9306 only isolates both sides when the device is disabled and provides voltage level translation when active.

The PCA9306 can be used to run two buses, one at 400 kHz operating frequency and the other at 100 kHz operating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated when the 400 kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the translator.

As with the standard I<sup>2</sup>C–bus system, pull–up resistors are required to provide the logic HIGH levels on the translator's bus. The PCA9306 has a standard open-collector configuration of the I<sup>2</sup>C-bus. The size of these pull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standard-mode, Fast-mode and Fast mode Plus I<sup>2</sup>C-bus devices in addition to SMBus devices. The maximum frequency is dependent on the RC time constant, but generally supports > 2 MHz.

When the SDA1 or SDA2 port is LOW, the clamp is in the ON–state and a low resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port, when the SDA2 port is HIGH, the voltage on the SDA1 port is limited to the voltage set by VREF1. When the SDA1 port is HIGH, the SDA2 port is pulled to the drain pull–up supply voltage ( $V_{pu(D)}$ ) by the pull–up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD–resistant devices.




## FUNCTIONAL DIAGRAM

Figure 1. Logic Diagram


## **PIN ASSIGNMENTS**





## Figure 2. TSSOP-8 / US8 Pinouts

Figure 3. UQFN8 Pinout (Top Thru View)





## Table 1. PIN DESCRIPTION

Pin	Description
GND	Ground
VREF1	Low-voltage side reference supply voltage for SCL1 and SDA1
SCL1 Serial clock, low-voltage side; connect to VREF1 through a pull-up resistor	
SDA1 Serial data, low-voltage side; connect to VREF1 through a pull-up resistor	
SDA2	Serial data, high-voltage side; connect to VREF2 through a pull-up resistor
SCL2	Serial clock, high-voltage side; connect to VREF2 through a pull-up resistor
VREF2	High-voltage side reference supply voltage for SCL2 and SDA2
EN	Switch enable input; connect to VREF2 and pull-up through a high resistor

## Table 2. FUNCTION TABLE

Input EN (Note 1)	Function
Low	Disconnect
High	SCL1 = SCL2; SDA1 = SDA2

1. EN is controlled by the  $V_{bias(ref)(2)}$  logic levels and should be at least 1 V higher than  $V_{ref(1)}$  for best translator operation.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>ref(1)</sub>	Reference Voltage (Note 2)	-0.5 to +7.0	V
V <sub>bias(ref)(2)</sub>	Reference Bias Voltage (Note 3)	-0.5 to +7.0	V
V <sub>IN</sub>	Input Voltage	-0.5 to +7.0	V
V <sub>I/O</sub>	Input / Output Pin Voltage	-0.5 to +7.0	V
I <sub>CH</sub>	DC Channel Current	$\begin{array}{c} -0.5 \text{ to } +7.0 \\ 128 \\ -50 \\ \hline \\ -65 \text{ to } +150 \\ \hline \\ \\ T_L = 260 \\ \hline \\ \\ T_J = 150 \\ \hline \\ \\ \theta_{JA} = 150 \end{array}$	
I <sub>IK</sub>	DC Input Diode Current V <sub>IN</sub> < GND		
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	T <sub>L</sub> = 260	°C
TJ	Junction Temperature Under Bias	T <sub>J</sub> = 150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	θ <sub>JA</sub> = 150	°C/W
PD	Power Dissipation in Still Air at 85°C	P <sub>D</sub> = 833	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Mode (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 4000 > 400 N/A	
ILATCHUP	Latchup Performance Above $V_{\mbox{CC}}$ and Below GND at 125 $^{\circ}\mbox{C}$ (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

3. Tested to EIA / JESD22-A114-A.

4. Tested to EIA / JESD22-A115-A.

5. Tested to JESD22-C101-A.

6. Tested to EIA / JESD78.

#### **Table 4. RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>ref(1)</sub>	Reference Voltage (1) (Note 7)	VREF1	0	5.5	V
V <sub>bias(ref)(2)</sub>	Reference Bias Voltage (2) (Note 7)	VREF2	0	5.5	V
V <sub>I/O</sub>	Input / Output Pin Voltage SCL1, SDA1, SCL2, SDA2		0	5.5	V
V <sub>I(EN)</sub>	Control Pin Input Voltage EN		0	5.5	V
I <sub>sw(pass)</sub>	Pass Switch Current		0	64	mA
T <sub>A</sub>	Operating Free–Air Temperature		-55	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 7.  $V_{(ref)(1)} \leq V_{bias(ref)(2)} - 1$  V for best results in level shifting applications.

## **Table 5. DC ELECTRICAL CHARACTERISTICS**

			T <sub>A</sub> = −55°C to +125°C			
Symbol	Parameter	Conditions	Min	Typ (Note 8)	Max	Unit
VIK	Input Clamping Voltage	$I_I = -18 \text{ mA}; V_{I(EN)} = 0 \text{ V}$			-1.2	V
I <sub>IH</sub>	High-Level Input Current	V <sub>I</sub> = 5 V; V <sub>I(EN)</sub> = 0 V			5	μA
C <sub>i(EN)</sub>	EN Pin Input Capacitance	V <sub>I</sub> = 3 V or 0 V		7.1		pF
C <sub>i/O(off)</sub>	OFF–State I/O Pin Capacitance SCLn, SDAn	$V_{O} = 3 V \text{ or } 0 V; V_{I(EN)} = 0 V$		4	6	pF
C <sub>i/O(on)</sub>	ON–State I/O Pin Capacitance SCLn, SDAn	V <sub>O</sub> = 3 V or 0 V; V <sub>I(EN)</sub> = 3 V		9.3	12.5	pF
R <sub>ON</sub>	ON-State Resistance <sup>(2)(3)</sup> SCLn, SDAn	$\begin{array}{c} V_{I}=0 \; V;  I_{O}=64 \; mA \\ V_{I(EN)}=4.5 \; V \\ V_{I(EN)}=3 \; V \\ V_{I(EN)}=2.3 \; V \\ V_{I(EN)}=1.5 \; V \end{array}$		2.4 3.0 3.8 9.0	5.0 6.0 8.0 20	Ω
				4.8 46	7.5 80	
		$V_{I} = 1.7 \text{ V}; I_{O} = 15 \text{ mA}$ $V_{I(EN)} = 2.3 \text{ V}$		40	80	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
8. All typical values are at T<sub>A</sub> = 25°C.
9. Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

10. Guaranteed by design.

Table 6. AC ELECTRICAL CHARACTERISTICS (Translating Down) – Values Guaranteed by Design
---

			Load	T <sub>A</sub> = -55°C to +125°C		
Symbol	Parameter Test Condition		Condition	Min	Max	Unit
SEE FIGUR	E 4 LOAD SWITCH AT S2 POSITI	ON				
t <sub>PLH</sub>	Low-to-High Propagation De-	V <sub>I(EN)</sub> = 3.3 V; V <sub>IH</sub> = 3.3 V; V <sub>IL</sub> = 0 V; V <sub>M</sub> = 1.15 V	C <sub>L</sub> = 15 pF	0	0.6	ns
	lay, from (input) SCL2 or SDA2 to (output) SCL1 or SDA1	$V_{IL} = 0 V; V_M = 1.15 V$	C <sub>L</sub> = 30 pF	0	1.2	
			C <sub>L</sub> = 50 pF	0	2.0	
t <sub>PHL</sub>	High-to-Low Propagation De-		C <sub>L</sub> = 15 pF	0	0.75	
	lay, from (input) SCL2 or SDA2 to (output) SCL1 or		C <sub>L</sub> = 30 pF	0	1.5	
	SDA1		C <sub>L</sub> = 50 pF	0	2.0	
t <sub>PLH</sub>	$t_{PLH} \qquad \begin{array}{c} Low-to-High\ Propagation\ De-\\ lay,\ from\ (input)\ SCL2\ or\\ SDA2\ to\ (output)\ SCL1\ or\\ SDA1 \end{array} \qquad \begin{array}{c} V_{I(EN)} = 2.5\ V;\ V_{IH} = 2.5\ V;\\ V_{IL} = 0\ V;\ V_{M} = 0.75\ V \end{array}$	$V_{I(EN)} = 2.5 \text{ V}; V_{IH} = 2.5 \text{ V};$	C <sub>L</sub> = 15 pF	0	0.6	ns
		C <sub>L</sub> = 30 pF	0	1.2		
			C <sub>L</sub> = 50 pF	0	2.0	
t <sub>PHL</sub>			C <sub>L</sub> = 15 pF	0	0.75	
	lay, from (input) SCL2 or SDA2 to (output) SCL1 or		C <sub>L</sub> = 30 pF	0	1.5	
	SDA1		C <sub>L</sub> = 50 pF	0	2.5	

					∖ = o +125°C	
Symbol	Parameter	Test Condition	Load Condition	Min	Max	Unit
SEE FIGUR	E 4 LOAD SWITCH AT S1 POSITI	ON	-			-
t <sub>PLH</sub>	lay, from (input) SCL1 or SDA1 to (output) SCL2 or SDA2	$V_{I(EN)} = 3.3 \text{ V}; V_{IH} = 2.3 \text{ V};$	$R_L$ = 300 Ω, $C_L$ = 15 pF	0	0.5	ns
		V <sub>IL</sub> = 0 V; V <sub>TT</sub> = 3.3 V; V <sub>M</sub> = 1.15 V	$R_L = 300 \ \Omega, \ C_L = 30 \ pF$	0	1.0	
			$R_L = 300 \ \Omega, \ C_L = 50 \ pF$	0	1.75	
t <sub>PHL</sub>			$R_L = 300 \ \Omega, \ C_L = 15 \ pF$	0	0.8	
		SDA1 to (output) SCL2 or	$R_L = 300 \ \Omega, \ C_L = 30 \ pF$	0	1.65	
	SDA2		$R_L = 300 \ \Omega, \ C_L = 50 \ pF$	0	2.75	
t <sub>PLH</sub>	Low-to-High Propagation De-	$V_{I(EN)} = 2.5 \text{ V}; V_{IH} = 1.5 \text{ V};$	$R_L$ = 300 Ω, $C_L$ = 15 pF	0	0.5	ns
	lay, from (input) SCL1 or SDA1 to (output) SCL2 or		$R_L = 300 \Omega, C_L = 30 pF$	0	1.0	
	SDA2		$R_L = 300 \Omega, C_L = 50 pF$	0	1.75	
t <sub>PHL</sub>	High-to-Low Propagation De- lay, from (input) SCL1 or SDA1 to (output) SCL2 or SDA2		$R_L$ = 300 Ω, $C_L$ = 15 pF	0	1.0	
		$R_L = 300 \Omega, C_L = 30 pF$	0	2.0		
		$R_L$ = 300 Ω, $C_L$ = 50 pF	0	3.3		



S1 = translating up; S2 = translating down.

 $C_{\text{L}}$  includes probe and jig capacitance.

All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz; Z<sub>0</sub> = 50  $\Omega$ ; t<sub>r</sub>  $\leq$  2 ns; t<sub>f</sub>  $\leq$  2 ns. The outputs are measured one at a time, with one transition per measurement.

## Figure 5. Load Circuit for Outputs


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
PCA9306DTR2G	TSSOP–8 (Pb–Free)	4000 / Tape & Reel
PCA9306AMUTCG	UQFN-8 (Pb-Free)	3000 / Tape & Reel
PCA9306FMUTAG	UDFN8 (Pb–Free)	3000 / Tape & Reel
PCA9306FMUTCG	UDFN8 (Pb–Free)	3000 / Tape & Reel
PCA9306USG	US8	
NLV9306USG*	(Pb-Free)	3000 / Tape & Reel


<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

#### **APPLICATION INFORMATION**



The applied voltages at V<sub>ref(1)</sub> and V<sub>pu(D)</sub> should be such that V<sub>bias(ref)(2)</sub> is at least 1 V higher than V<sub>ref(1)</sub> for best translator operation.
 Figure 6. Typical Application (Switch Always Enabled)



2. In the Enabled mode, the applied enable voltage and the applied voltage at  $V_{ref(1)}$  should be such that  $V_{bias(ref)(2)}$  is at least 1 V higher than  $V_{ref(1)}$  for best translator operation.

Figure 7. Typical Application (Switch Enable Control)

#### **Bidirectional Translation**

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to VREF2 and both pins pulled to HIGH side  $V_{pu(D)}$  through a pull–up resistor (typically 200 k $\Omega$ ). This allows VREF2 to regulate the EN input. A filter capacitor on VREF2 is recommended. The I<sup>2</sup>C–bus master output can be totem–pole or open–drain (pull–up resistors may be required) and the I<sup>2</sup>C–bus device output can be totem–pole or open–drain (pull–up resistors are required to pull the SCL2 and SDA2 outputs to V<sub>pu(D)</sub>). However, if either output is totem–pole, data must be

unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

The reference supply voltage (V<sub>ref(1)</sub>) is connected to the processor core power supply voltage. When VREF2 is connected through a 200 k $\Omega$  resistor to a 3.3 V to 5.5 V V<sub>pu(D)</sub> power supply, and V<sub>ref(1)</sub> is set between 1.0 V and (V<sub>pu(D)</sub> – 1 V), the output of each SCL1 and SDA1 has a maximum output voltage equal to VREF1, and the output of each SCL2 and SDA2 has a maximum output voltage equal to V<sub>pu(D)</sub>.

Symbol	Parameter	Conditions	Min	Тур <sup>(1)</sup>	Мах	Unit
V <sub>bias(ref)(2)</sub>	Reference Bias Voltage (2)		V <sub>ref(1)</sub> + 0.6	2.1	5	V
V <sub>I(EN)</sub>	EN Pin Input Voltage		V <sub>ref(1)</sub> + 0.6	2.1	5	V
V <sub>ref(1)</sub>	Reference Voltage (1)		0	1.5	4.4	V
I <sub>sw(pass)</sub>	Pass Switch Current			14		mA
I <sub>ref</sub>	Reference Current	Transistor		5		μΑ
T <sub>amb</sub>	Ambient Temperature	Operating in free-air	-55		+125	°C

11. All typical values are at  $T_{amb}$  = 25  $^\circ C.$ 

#### Sizing Pull-up Resistor

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, the pull-up resistor value is calculated as:

$$R_{PU} = \frac{V_{PU(D)} - 0.35 V}{0.015 A}$$
 (eq. 1)

The following table summarizes resistor reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor values shown in the +10% column or a larger value should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the PCA9306 device at 0.175 V, although the 15 mA only applies to current flowing through the PCA9306 device.

	Pullup Resistor Value (Ω)						
	15 mA		10 mA		3 mA		
V <sub>pu(D)</sub>	Nominal	+10% (Note 12)	Nominal	+10% <sup>(1)</sup>	Nominal	+10% (Note 12)	
5 V	310	341	465	512	1550	1705	
3.3 V	197	217	295	325	983	1082	
2.5 V	143	158	215	237	717	788	
1.8 V	97	106	145	160	483	532	
1.5 V	77	85	115	127	383	422	
1.2 V	57	63	85	94	283	312	

12.+10% to compensate for  $V_{CC}$  range and resistor tolerance.

#### **Maximum Frequency Calculation**

The maximum frequency is totally dependent upon the specifics of the application and the device can operate > 33 MHz. Basically, the PCA9306 behaves like a wire with the additional characteristics of transistor device physics and should be capable of performing at higher frequencies if used correctly.


Here are some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the PCA9306 close to the processor.
- The trace length should be less than half the time of flight to reduce ringing and reflections.
- The faster the edge of the signal, the higher the chance for ringing.
- The higher the drive strength (up to 15 mA), the higher the frequency the device can use.

In a 3.3 V to 1.8 V direction level shift, if the 3.3 V side is being driven by a totem pole type driver no pull-up resistor is needed on the 3.3 V side. The capacitance and line length of concern is on the 1.8 V side since it is driven through the ON resistance of the PCA9306. If the line length on the 1.8 V side is long enough there can be a reflection at the chip/terminating end of the wire when the transition time is shorter than the time of flight of the wire because the PCA9306 looks like a high-impedance compared to the wire. If the wire is not too long and the lumped capacitance is not excessive the signal will only be slightly degraded by the series resistance added by passing through the PCA9306. If the lumped capacitance is large the rise time will deteriorate, the fall time is much less affected and if the rise time is slowed down too much the duty cycle of the clock will be degraded and at some point the clock will no longer be useful. So the principle design consideration is to minimize the wire length and the capacitance on the 1.8 V side for the clock path. A pull-up resistor on the 1.8 V side can also be used to trade a slower fall time for a faster rise time and can also reduce the overshoot in some cases.


## PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL ISSUE O




SYMBOL	MIN	NOM	MAX
A			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°





SIDE VIEW




END VIEW

#### Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

### PACKAGE DIMENSIONS

US8 CASE 493-02 **ISSUE B** 





- NOTES: 1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. MOLD FLASH. PROTRUSION AND GATE BURR SHALL NOT EXCEED 0.140 MM (0.005° DEP. SIDE
- BURK SHALL NOT EXCEED 0.140 MM (0.0055") PER SIDE. 4. DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSION. INTER-LEAD FLASH AND PROTRUSION SHALL NOT E3XCEED 0.140 (0.0055") PER
- SIDE. SIDE.
  5. LEAD FINISH IS SOLDER PLATING WITH THICKNESS OF 0.0076-0.0203 MM. (300-800 °).
  6. ALL TOLERANCE UNLESS OTHERWISE SPECIFIED ±0.0508 (0.0002 °).

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	1.90	2.10	0.075	0.083	
в	2.20	2.40	0.087	0.094	
С	0.60	0.90	0.024	0.035	
D	0.17	0.25	0.007	0.010	
F	0.20	0.35	0.008	0.014	
G	0.50 BSC		0.020 BSC		
Н	0.40 REF		0.016 REF		
J	0.10	0.18	0.004	0.007	
κ	0.00	0.10	0.000	0.004	
L	3.00	3.20	0.118	0.126	
м	0 °	6 °	0 °	6 °	
Ν	5 °	10 °	5 °	10 °	
Р	0.23	0.34	0.010	0.013	
R	0.23	0.33	0.009	0.013	
s	0.37	0.47	0.015	0.019	
U	0.60	0.80	0.024	0.031	
v	0.12 BSC		0.005 BSC		

#### **SOLDERING FOOTPRINT\***


DETAIL E





## PACKAGE DIMENSIONS


#### UQFN8, 1.6x1.6, 0.5P CASE 523AN ISSUE O



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

UDFN8, 1.45x1, 0.35P CASE 517BZ ISSUE O



NOTES:

DIMENSIONING AND TOLERANCING PER


ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION 6 APPLIES TO PLATED 3.

TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.

PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.15	0.25	
D	1.45 BSC		
Е	1.00 BSC		
е	0.35 BSC		
L	0.25	0.35	
L1	0.30	0.40	

#### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular pupped, not observe soluce assume any insumy ansing out of the application of use of any product of using and/or specifications and an infamily, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the aboly, or other applications intended to support or sustain life, or for any other application in which the SCILLC product sould create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors hamless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative