1 Kb Microwire Serial EEPROM

Description

The CAT93C46 is a 1 Kb Serial EEPROM memory device which is configured as either 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46 features a self-timed internal write with auto-clear. On-chip Power-On Reset circuit protects the internal logic against powering up in the wrong state.

Features

- High Speed Operation: 2 MHz
- 1.8 V to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Self-Timed Write Cycle with Auto-Clear
- Software Write Protection
- Power-up Inadvertant Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- 8-pin PDIP, SOIC, TSSOP and 8-pad TDFN Packages
- This Device is Pb-Free, Halogen Free/BFR Free and RoHS Compliant*





Figure 1. Functional Symbol

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com



CS 田〇 1	H V _{CC}	NC ⊞ ◯ 1	H ORG
SK 田	H NC	V _{CC} ⊞	H GND
DI 田	H ORG	CS ⊞	H DO
DO 田	H GND	SK ⊞	H DI
TSSOP (Y),	SOIC (V, X), , TDFN (VP2)* o View)	SOIC (Top \	()

PIN FUNCTION

Pin Name	Function	
CS	Chip Select	
SK	Clock Input	
DI	Serial Data Input	
DO	Serial Data Output	
V _{CC}	Power Supply	
GND	Ground	
ORG	Memory Organization	
NC	No Connection	

Note: When the ORG pin is connected to V_{CC} , the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

* Not Recommended for New Designs

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Units
Storage Temperature	−65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N _{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T _{DR}	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

3. Block Mode, V_{CC} = 5 V, 25°C

Table 3. D.C. OPERATING CHARACTERISTICS (V_{CC} = +1.8 V to +5.5 V, T_A = -40°C to +85°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Max	Units	
I _{CC1}	Power Supply Current (Write)	f _{SK} = 1 MHz V _{CC} = 5.0 V		1	mA	
I _{CC2}	Power Supply Current (Read)	f_{SK} = 1 MHz V _{CC} = 5.0 V		500	μA	
I _{SB1}	Power Supply Current (Standby) (x8 Mode)	$V_{IN} = GND \text{ or } V_{CC},$ CS = GND ORG = GND		2	μΑ	
I _{SB2}	Power Supply Current (Standby) (x16Mode)	$V_{IN} = GND \text{ or } V_{CC},$ CS = GND ORG = Float or V _{CC}		1	μΑ	
Ι _{LI}	Input Leakage Current	V_{IN} = GND to V_{CC}		1	μA	
I _{LO}	Output Leakage Current	$V_{OUT} = GND \text{ to } V_{CC},$ CS = GND		1	μΑ	
V _{IL1}	Input Low Voltage	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	-0.1	0.8	V	
V _{IH1}	Input High Voltage	$4.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	2	V _{CC} + 1	V	
V _{IL2}	Input Low Voltage	$1.8 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$	0	V _{CC} x 0.2	V	
V _{IH2}	Input High Voltage	$1.8 \text{ V} \le \text{V}_{\text{CC}} < 4.5 \text{ V}$	V _{CC} x 0.7	V _{CC} + 1	V	
V _{OL1}	Output Low Voltage	$4.5 V \le V_{CC} < 5.5 V$ $I_{OL} = 2.1 mA$		0.4	V	
V _{OH1}	Output High Voltage	$4.5 V \le V_{CC} < 5.5 V$ $I_{OH} = -400 \mu A$	2.4		V	
V _{OL2}	Output Low Voltage	$\begin{array}{l} 1.8 \ \text{V} \leq \ \text{V}_{\text{CC}} < 4.5 \ \text{V} \\ \text{I}_{\text{OL}} = 1 \ \text{mA} \end{array}$		0.2	V	
V _{OH2}	Output High Voltage	$\begin{array}{l} 1.8 \; V \leq V_{CC} < 4.5 \; V \\ I_{OH} = -100 \; \mu A \end{array}$	V _{CC} – 0.2		V	

Table 4. PIN CAPACITANCE ($T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5$ V)

Symbol	Test	Conditions	Min	Тур	Мах	Units
C _{OUT} (Note 4)	Output Capacitance (DO)	V _{OUT} = 0 V			5	pF
C _{IN} (Note 4)	Input Capacitance (CS, SK, DI, ORG)	V _{IN} = 0 V			5	pF

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

Table 5. A.C. CHARACTERISTICS (V_{CC} = +1.8 V to +5.5 V, $T_A = -40^{\circ}$ C to +85°C, unless otherwise specified.) (Note 5)

		Lin	nits	
Symbol	Parameter	Min	Max	Units
t _{CSS}	CS Setup Time	50		ns
t _{CSH}	CS Hold Time	0		ns
t _{DIS}	DI Setup Time	100		ns
t _{DIH}	DI Hold Time	100		ns
t _{PD1}	Output Delay to 1		0.25	μs
t _{PD0}	Output Delay to 0		0.25	μs
t _{HZ} (Note 6)	Output Delay to High-Z		100	ns
t _{EW} (Note 7)	Program/Erase Pulse Width		5	ms
t _{CSMIN}	Minimum CS Low Time	0.25		μs
t _{SKHI}	Minimum SK High Time	0.25		μs
t _{SKLOW}	Minimum SK Low Time	0.25		μs
t _{SV}	Output Delay to Status Valid		0.25	μs
SK _{MAX}	Maximum Clock Frequency	DC	2000	kHz

 Test conditions according to "AC Test Conditions" table.
 These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
7. t_{EW} is 10 ms max for ERAL and WRAL operations.

Table 6. POWER-UP TIMING (Notes 8 and 9)

Symbol	Symbol Parameter		Units
t _{PUR} Power-up to Read Operation		1	ms
t _{PUW}	Power-up to Write Operation	1	ms

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 8. and JEDEC test methods.

9. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

Table 7. A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50 ns	
Input Pulse Voltages	0.4 V to 2.4 V	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$
Timing Reference Voltages	0.8 V, 2.0 V	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$
Input Pulse Voltages	0.2 V_{CC} to 0.7 V_{CC}	$1.8~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 4.5~\textrm{V}$
Timing Reference Voltages	0.5 V _{CC}	$1.8~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 4.5~\textrm{V}$
Output Load	Current Source I _{OLmax} /I _{OHmax} ; C _L = 100 pF	

Device Operation

The CAT93C46 is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46 operates on a single power supply and will generate on chip the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status during a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O

Table 8. INSTRUCTION SET

pin. The Ready/Busy flag can be disabled only in Ready state; no change is allowed in Busy state.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).


Read

Upon receiving a READ command (Figure 3) and an address (clocked into the DI pin), the DO pin of the CAT93C46 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

Erase/Write Enable and Disable

The CAT93C46 powers up in the write disable state. Any writing after power–up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.

			Add	ress	Da	ata	
Instruction	Start Bit	Opcode	x8	x16	x8	x16	Comments
READ	1	10	A6-A0	A5-A0			Read Address AN–A0
ERASE	1	11	A6-A0	A5-A0			Clear Address AN-A0
WRITE	1	01	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN–A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL	1	00	01XXXXX	01XXXX	D7-D0	D15-D0	Write All Addresses





Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking for auto-clear and data store cycles on the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be de-asserted for a minimum of t_{CSMIN} (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase All

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.






Figure 5. Write Instruction Timing




PACKAGE DIMENSIONS

PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN	NOM	MAX
А			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
с	0.20	0.25	0.36
D	9.02	9.27	10.16
E	7.62	7.87	8.25
E1	6.10	6.35	7.11
е	2.54 BSC		
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW




SIDE VIEW

Notes:

(1) All dimensions are in millimeters.


(2) Complies with JEDEC MS-001.



END VIEW


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°


TOP VIEW



SIDE VIEW

Notes:


(1) All dimensions are in millimeters. Angles in degrees.
 (2) Complies with JEDEC MS-012.



END VIEW

PACKAGE DIMENSIONS


SOIC-8, 208 mils CASE 751BE-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А			2.03
A1	0.05		0.25
b	0.36		0.48
с	0.19		0.25
D	5.13		5.33
E	7.75		8.26
E1	5.13		5.38
е	1.27 BSC		
L	0.51		0.76
θ	0°		8°

END VIEW

TOP VIEW




SIDE VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
 Complies with EIAJ EDR-7320.


PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX	
А			1.20	
A1	0.05		0.15	
A2	0.80	0.90	1.05	
b	0.19		0.30	
с	0.09		0.20	
D	2.90	3.00	3.10	
Е	6.30	6.40	6.50	
E1	4.30	4.40	4.50	
е	0.65 BSC			
L	1.00 REF			
L1	0.50	0.60	0.75	
θ	0°	8°		

TOP VIEW



SIDE VIEW






Notes:


All dimensions are in millimeters. Angles in degrees.
 Complies with JEDEC MO-153.

PACKAGE DIMENSIONS

TDFN8, 2x3 CASE 511AK-01 ISSUE A







b

е

TOP VIEW


SIDE VIEW

BOTTOM VIEW

SYMBOL	MIN	NOM	МАХ
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.45	0.55	0.65
A3	0.20 REF		
b	0.20	0.25	0.30
D	1.90	2.00	2.10
D2	1.30	1.40	1.50
E	2.90	3.00	3.10
E2	1.20 1.30 1.40		1.40
е	0.50 TYP		
L	0.20 0.30 0.40		

Notes:

All dimensions are in millimeters.
 Complies with JEDEC MO-229.



FRONT VIEW

Ordering Information

OPN	Specific Device marking	Pkg Type	Temperature Range	Lead Finish	Shipping
CAT93C46LI-G	93C46L	PDIP-8	I = Industrial (-40°C to +85°C)	NiPdAu	Tube, 50 Units / Tube
CAT93C46VI-G	93C46V	SOIC-8, JEDEC	l = Industrial (-40°C to +85°C)	NiPdAu	Tube, 100 Units / Tube
CAT93C46VI-GT3	93C46V	SOIC-8, JEDEC	I = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3000 Units / Reel
CAT93C46VP2I-GT3 (Note 10)	EK	TDFN-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3000 Units / Reel
CAT93C46WI-G	93C46W	SOIC-8, JEDEC	I = Industrial (-40°C to +85°C)	NiPdAu	Tube, 100 Units / Tube
CAT93C46WI-GT3	93C46W	SOIC-8, JEDEC	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3000 Units / Reel
CAT93C46XI	93C46X	SOIC-8, EIAJ	l = Industrial (-40°C to +85°C)	Matte-Tin	Tube, 94 Units / Tube
CAT93C46XI-T2	93C46X	SOIC-8, EIAJ	I = Industrial (-40°C to +85°C)	Matte-Tin	Tape & Reel, 2000 Units / Reel
CAT93C46YI-G	M46	TSSOP-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tube, 100 Units / Tube
CAT93C46YI-GT3	M46	TSSOP-8	l = Industrial (-40°C to +85°C)	NiPdAu	Tape & Reel, 3000 Units / Reel

10. Not recommended for new designs.

11. All packages are RoHS-compliant (Lead-free, Halogen-free).

12. The standard lead finish is NiPdAu.

13. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

14. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

15. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <u>www.onsemi.com</u>

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without a datual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any daim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC as a feud Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and i

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

Sales Representative