



# PCA9549

Octal bus switch with individually I<sup>2</sup>C-bus controlled enables

Rev. 02 — 13 July 2009

Product data sheet

## 1. General description

---

The PCA9549 provides eight bits of high speed TTL-compatible bus switching controlled by the I<sup>2</sup>C-bus. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. Any individual A to B channel or combination of channels can be selected via the I<sup>2</sup>C-bus, determined by the contents of the programmable Control register. When the I<sup>2</sup>C-bus bit is HIGH (logic 1), the switch is on and data can flow from Port A to Port B, or vice versa. When the I<sup>2</sup>C-bus bit is LOW (logic 0), the switch is open, creating a high-impedance state between the two ports, which stops the data flow.

An active LOW reset input ( $\overline{\text{RESET}}$ ) allows the PCA9549 to recover from a situation where the I<sup>2</sup>C-bus is stuck in a LOW state. Pulling the  $\overline{\text{RESET}}$  pin LOW resets the I<sup>2</sup>C-bus state machine and causes all the bits to be open, as does the internal power-on reset function.

Three address pins allow up to eight devices on the same bus.

## 2. Features

---

- 8-bit bus switch (CBT)
- 5  $\Omega$  switch connection between two ports
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW  $\overline{\text{RESET}}$  input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Bit selection via I<sup>2</sup>C-bus, in any combination
- Power-up with all bits deselected
- Low  $R_{\text{on}}$  switches
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO24, TSSOP24, HVQFN24

### 3. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
PCA9549D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9549PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9549BS	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm	SOT616-1

#### 3.1 Ordering options

Table 2. Ordering options

Type number	Topside mark	Temperature range
PCA9549D	PCA9549D	-40 °C to +85 °C
PCA9549PW	PCA9549	-40 °C to +85 °C
PCA9549BS	9549	-40 °C to +85 °C

### 4. Block diagram






Fig 1. Block diagram

## 5. Pinning information

### 5.1 Pinning



## 5.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SO24, TSSOP24	HVQFN24	
A0	1	22	address input 0
A1	2	23	address input 1
$\overline{\text{RESET}}$	3	24	active LOW reset input
1A	4	1	input
1B	5	2	output
2A	6	3	input
2B	7	4	output
3A	8	5	input
3B	9	6	output
4A	10	7	input
4B	11	8	output
V <sub>SS</sub>	12	9 <sup>[1]</sup>	supply ground
5B	13	10	output
5A	14	11	input
6B	15	12	output
6A	16	13	input
7B	17	14	output
7A	18	15	input
8B	19	16	output
8A	20	17	input
A2	21	18	address input 2
SCL	22	19	serial clock line
SDA	23	20	serial data line
V <sub>DD</sub>	24	21	supply voltage

- [1] HVQFN24 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

## 6. Functional description

### 6.1 Device addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9549 is shown in [Figure 5](#). To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Fig 5. Slave address

The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9549, which will be stored in the Control register. If multiple bytes are received by the PCA9549, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.




Fig 6. Control register

#### 6.2.1 Control register definition

One or several bits are selected by the contents of the Control register. This register is written after the PCA9549 has been addressed. The entire control byte is used to determine which bit is to be selected. When a bit is selected to close, the bit will close after the Acknowledge has been placed on the I<sup>2</sup>C-bus.

**Table 4. Control register**

Write = channel selection; read = channel status.

B7	B6	B5	B4	B3	B2	B1	B0	Command
X	X	X	X	X	X	X	0	bit 1 disabled
X	X	X	X	X	X	X	1	bit 1 enabled
X	X	X	X	X	X	0	X	bit 2 disabled
X	X	X	X	X	X	1	X	bit 2 enabled
X	X	X	X	X	0	X	X	bit 3 disabled
X	X	X	X	X	1	X	X	bit 3 enabled
X	X	X	X	0	X	X	X	bit 4 disabled
X	X	X	X	1	X	X	X	bit 4 enabled
X	X	X	0	X	X	X	X	bit 5 disabled
X	X	X	1	X	X	X	X	bit 5 enabled
X	X	0	X	X	X	X	X	bit 6 disabled
X	X	1	X	X	X	X	X	bit 6 enabled
X	0	X	X	X	X	X	X	bit 7 disabled
X	1	X	X	X	X	X	X	bit 7 enabled
0	X	X	X	X	X	X	X	bit 8 disabled
1	X	X	X	X	X	X	X	bit 8 enabled

[1] Several bits can be enabled at the same time. For example, B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that bit 8, bit 6, bit 5, bit 2, and bit 1 are disabled and bit 7, bit 4, and bit 3 are enabled.

### 6.3 RESET input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{w(rst)L}$ , the PCA9549 will reset its registers and I<sup>2</sup>C-bus state machine and will open all bits. The RESET input must be connected to V<sub>DD</sub> through a pull-up resistor.

### 6.4 Power-on reset

When power is applied to V<sub>DD</sub>, an internal Power-On Reset (POR) holds the PCA9549 in a reset state until V<sub>DD</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released and the PCA9549 registers and I<sup>2</sup>C-bus state machine are initialized to their default states, all zeroes causing all the bits to be open (high-impedance state).

### 6.5 CBT characteristic over V<sub>DD</sub> range

The bus switch is optimized at 5.0 V but can operate over the entire supply range with lower V<sub>o(sw)</sub> voltage and higher gate resistance.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the PCA9549 is only tested at the points specified in Section 9 “Static characteristics”). In order for the PCA9549 to act as a voltage translator, the V<sub>o(sw)</sub> voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V<sub>o(sw)</sub> should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that V<sub>o(sw)</sub> (maximum) will be at 2.7 V when the PCA9549 supply voltage is 3.5 V or lower so the PCA9549 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 16).

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see [Figure 8](#)).




Fig 8. Bit transfer

#### 7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 9](#)).




Fig 9. Definition of START and STOP conditions

### 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 10](#)).






Fig 10. System configuration

### 7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.






Fig 11. Acknowledgement on the I<sup>2</sup>C-bus

7.4 Bus transactions

Data is transmitted to the PCA9549 control register using the Write mode as shown in [Figure 12](#).



Data is read from the PCA9549 using the Read mode as shown in [Figure 13](#).



8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
V <sub>I</sub>	input voltage		-0.5	+7.0	V
I <sub>I</sub>	input current		-20	+20	mA
I <sub>O</sub>	output current		-25	+25	mA
I <sub>DD</sub>	supply current		-100	+100	mA
I <sub>SS</sub>	ground supply current		-100	+100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## 9. Static characteristics

**Table 6. Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V**

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified. See [Table 7 on page 12](#) for V<sub>DD</sub> = 4.5 V to 5.5 V<sup>[1]</sup>.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	Operating mode; V <sub>DD</sub> = 3.6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz	-	20	50	μA
I <sub>stb</sub>	standby current	Standby mode; V <sub>DD</sub> = 3.6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-	0.1	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	[2]	1.6	2.1	V
<b>Input SCL; input/output SDA</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
I <sub>L</sub>	leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	6	21	pF
<b>Select inputs A0 to A2, RESET</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub> + 0.5	V
I <sub>LI</sub>	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	2	5	pF
<b>Pass gate</b>						
R <sub>on</sub>	ON-state resistance	V <sub>DD</sub> = 3.0 V to 3.6 V; V <sub>O</sub> = 0.4 V; I <sub>O</sub> = 15 mA	-	7	12	Ω
		V <sub>DD</sub> = 2.3 V to 2.7 V; V <sub>O</sub> = 0.4 V; I <sub>O</sub> = 10 mA	-	8	15	Ω
V <sub>O(sw)</sub>	switch output voltage	V <sub>i(sw)</sub> = V <sub>DD</sub> = 3.3 V; I <sub>o(sw)</sub> = -100 μA	-	1.9	-	V
		V <sub>i(sw)</sub> = V <sub>DD</sub> = 3.0 V to 3.6 V; I <sub>o(sw)</sub> = -100 μA	1.6	-	2.8	V
		V <sub>i(sw)</sub> = V <sub>DD</sub> = 2.5 V; I <sub>o(sw)</sub> = -100 μA	-	1.5	-	V
		V <sub>i(sw)</sub> = V <sub>DD</sub> = 2.3 V to 2.7 V; I <sub>o(sw)</sub> = -100 μA	1.0	-	2.0	V
I <sub>L</sub>	leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
C <sub>io</sub>	input/output capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	3	5	pF

[1] For operation between published voltage ranges, refer to the worst-case parameters in both ranges.

[2] V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

Octal bus switch with individually I<sup>2</sup>C-bus controlled enables**Table 7. Static characteristics at V<sub>DD</sub> = 4.5 V to 5.5 V**

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified. See [Table 6 on page 11](#) for V<sub>DD</sub> = 2.3 V to 3.6 V<sup>[1]</sup>.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
V <sub>DD</sub>	supply voltage		4.5	-	5.5	V
I <sub>DD</sub>	supply current	Operating mode; V <sub>DD</sub> = 5.5 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz	-	65	100	μA
I <sub>stb</sub>	standby current	Standby mode; V <sub>DD</sub> = 5.5 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-	0.6	2	μA
V <sub>POR</sub>	power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	<sup>[2]</sup> -	1.7	2.1	V
<b>Input SCL; input/output SDA</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = V <sub>SS</sub>	1	-	1	μA
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = V <sub>SS</sub>	1	-	1	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	6	21	pF
<b>Select inputs A0 to A2, RESET</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub> + 0.5	V
I <sub>LI</sub>	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+50	μA
C <sub>i</sub>	input capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	2	5	pF
<b>Pass gate</b>						
R <sub>on</sub>	ON-state resistance	V <sub>DD</sub> = 4.5 V to 5.5 V; V <sub>O</sub> = 0.4 V; I <sub>O</sub> = 15 mA	-	5	8	Ω
V <sub>O(sw)</sub>	switch output voltage	V <sub>i(sw)</sub> = V <sub>DD</sub> = 5.0 V; I <sub>o(sw)</sub> = -100 μA	-	3.6	-	V
		V <sub>i(sw)</sub> = V <sub>DD</sub> = 4.5 V to 5.5 V; I <sub>o(sw)</sub> = -100 μA	2.6	-	4.5	V
I <sub>L</sub>	leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-10	-	+10	μA
C <sub>io</sub>	input/output capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	3	5	pF

[1] For operation between published voltage ranges, refer to the worst-case parameters in both ranges.

[2] V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

## 10. Dynamic characteristics

Table 8. Dynamic characteristics

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	A to B; V <sub>DD</sub> = 4.5 V to 5.5 V	-	0.25 <sup>[1]</sup>	-	0.25 <sup>[1]</sup>	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition	<sup>[2]</sup>	4.0	-	0.6	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μs
t <sub>HD;DAT</sub>	data hold time		0 <sup>[3]</sup>	3.45	0 <sup>[3]</sup>	0.9	μs
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW	-	1	-	1	μs
		LOW-to-HIGH	-	0.6	-	0.6	μs
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	μs
<b>RESET</b>							
t <sub>w(rst)L</sub>	LOW-level reset time		4	-	4	-	ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-	ns
t <sub>REC;STA</sub>	recovery time to START condition		0	-	0	-	ns

[1] Pass gate propagation delay is calculated from the 6 Ω typical R<sub>on</sub> and the 50 pF load capacitance.

[2] After this period, the first clock pulse is generated.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

[4] C<sub>b</sub> = total capacitance of one bus line in pF.




Fig 14. Definition of timing on the I<sup>2</sup>C-bus






Fig 15. Definition of RESET timing

11. Application information






Fig 18. 2 channel 4-to-1 multiplexer or demultiplexer

## 12. Test information




Fig 19. Test circuit



13. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




Fig 20. SO24 package outline (SOT137-1)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 21. TSSOP24 package outline (SOT355-1)

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;  
24 terminals; body 4 x 4 x 0.85 mm

SOT616-1




Fig 22. HVQFN24 package outline (SOT616-1)

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 23](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 9](#) and [10](#)

**Table 9. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 10. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 23](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 15. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CBT	Cross Bar Technology
CDM	Charged-Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
MM	Machine Model
PCB	Printed-Circuit Board
SMBus	System Management Bus
TTL	Transistor-Transistor Logic

## 16. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9549_2	20090713	Product data sheet	-	PCA9549_1
Modifications:		<ul style="list-style-type: none"><li>• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li><li>• Legal texts have been adapted to the new company name where appropriate.</li><li>• <a href="#">Table 8 “Dynamic characteristics”</a>:<ul style="list-style-type: none"><li>– Symbol <math>t_r</math>: changed Unit from “<math>\mu</math>s” to “ns”.</li><li>– Symbol <math>C_b</math>: changed Unit from “<math>\mu</math>s” to “pF”.</li></ul></li><li>• Updated soldering information.</li></ul>		
PCA9549_1	20060711	Product data sheet	-	-

## 17. Legal information

### 17.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 17.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)



## 19. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>
<b>2</b>	<b>Features</b> .....	<b>1</b>
<b>3</b>	<b>Ordering information</b> .....	<b>2</b>
3.1	Ordering options .....	2
<b>4</b>	<b>Block diagram</b> .....	<b>2</b>
<b>5</b>	<b>Pinning information</b> .....	<b>3</b>
5.1	Pinning .....	3
5.2	Pin description .....	4
<b>6</b>	<b>Functional description</b> .....	<b>5</b>
6.1	Device addressing .....	5
6.2	Control register .....	5
6.2.1	Control register definition .....	5
6.3	RESET input .....	6
6.4	Power-on reset .....	6
6.5	CBT characteristic over V <sub>DD</sub> range .....	6
<b>7</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> .....	<b>8</b>
7.1	Bit transfer .....	8
7.1.1	START and STOP conditions .....	8
7.2	System configuration .....	8
7.3	Acknowledge .....	9
7.4	Bus transactions .....	10
<b>8</b>	<b>Limiting values</b> .....	<b>10</b>
<b>9</b>	<b>Static characteristics</b> .....	<b>11</b>
<b>10</b>	<b>Dynamic characteristics</b> .....	<b>13</b>
<b>11</b>	<b>Application information</b> .....	<b>15</b>
<b>12</b>	<b>Test information</b> .....	<b>16</b>
<b>13</b>	<b>Package outline</b> .....	<b>17</b>
<b>14</b>	<b>Soldering of SMD packages</b> .....	<b>20</b>
14.1	Introduction to soldering .....	20
14.2	Wave and reflow soldering .....	20
14.3	Wave soldering .....	20
14.4	Reflow soldering .....	21
<b>15</b>	<b>Abbreviations</b> .....	<b>22</b>
<b>16</b>	<b>Revision history</b> .....	<b>23</b>
<b>17</b>	<b>Legal information</b> .....	<b>24</b>
17.1	Data sheet status .....	24
17.2	Definitions .....	24
17.3	Disclaimers .....	24
17.4	Trademarks .....	24
<b>18</b>	<b>Contact information</b> .....	<b>24</b>
<b>19</b>	<b>Contents</b> .....	<b>25</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 13 July 2009

Document identifier: PCA9549\_2