

# **TDA9897; TDA9898**

**Multistandard hybrid IF processing**

Rev. 04 - 25 May 2009 **Product data sheet** 

### **1. General description**

The Integrated Circuit (IC) is suitable for Intermediate Frequency (IF) processing including global multistandard Analog TV (ATV), Digital Video Broadcast (DVB) and mono FM radio using only 1 IC and 1 to 3 fixed Surface Acoustic Waves (SAWs) (application dependent). TDA9898 includes, TDA9897 excludes L and L-accent standard.

## **2. Features**

### **2.1 General**

- 5 V supply voltage
- I<sup>2</sup>C-bus control over all functions
- Four <sup>12</sup>C-bus addresses provided; selection by programmable Module Address (MAD)
- Three I<sup>2</sup>C-bus voltage level supported; selection via pin BVS
- Separate gain controlled amplifiers with input selector and conversion for incoming IF [analog Vision IF (VIF) or Sound IF (SIF) or Digital TV (DTV)] allows the use of different filter shapes and bandwidths
- All conventional ATV standards applicable by using DTV bandwidth window (SAW) filter
- Two 4 MHz reference frequency stages; the first one operates as crystal oscillator, the second one as external signal input
- Stabilizer circuit for ripple rejection and to achieve constant output signals
- Smallest size, simplest application
- ElectroStatic Discharge (ESD) protection for all pins

### **2.2 Analog TV processing**

- Gain controlled wideband VIF amplifier; AC-coupled
- Multistandard true synchronous demodulation with active carrier regeneration: very linear demodulation, good intermodulation figures, reduced harmonics and excellent pulse response
- Integrated Nyquist processing, providing additionally image suppression for high adjacent channel selectivity
- Optional use of conventional Nyquist filter to support a wide range of applications
- Gated phase detector for L and L-accent standards
- Fully integrated VIF Voltage-Controlled Oscillator (VCO), alignment-free, frequencies switchable for all negative and positive modulated standards via I<sup>2</sup>C-bus
- VIF Automatic Gain Control (AGC) detector for gain control; operating as a peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals



#### **Multistandard hybrid IF processing**

- Optimized AGC modes for negative modulation; e.g. very fast reaction time for VIF and SIF
- Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit Digital-to-Analog Converter (DAC); AFC bits can be read-out via I2C-bus
- High precise Tuner AGC (TAGC) TakeOver Point (TOP) for negative modulated standards; TOP adjust via I<sup>2</sup>C-bus
- TAGC TOP for positive standards and Received Signal Strength Indication (RSSI); adjustable via I2C-bus or alternatively by potentiometer
- Fully integrated Sound Carrier (SC) trap for any ATV standard (SC at 4.5 MHz, 5.5 MHz, 6.0 MHz and 6.5 MHz)
- SIF AGC for gain controlled SIF amplifier and high-performance single-reference Quasi Split Sound (QSS) mixer
- Fully integrated sound BP filter supporting any ATV standard
- Optional use of external FM or AM sound BP filter
- AM sound demodulation for L and L-accent standard
- Alignment-free selective FM Phase-Locked Loop (PLL) demodulator with high linearity and low noise; external FM input
- Port function
- VIF AGC voltage monitor output or port function
- TAGC voltage monitor output or port function
- VIF AFC current or tuner, VIF, SIF or FM AGC voltage monitor output
- 2nd SIF output, gain controlled by internal SIF AGC or by internal FM carrier AGC for Digital Signal Processor (DSP)
- Fully integrated BP filter for 2nd SIF at 4.5 MHz, 5.5 MHz, 6.0 MHz or 6.5 MHz

### **2.3 Digital TV processing**

- Applicable for terrestrial and cable TV reception
- 70 dB variable gain wideband IF amplifier (AC-coupled)
- Gain control via external control voltage (0 V to 3 V)
- 2 V (p-p) differential low IF (downconverted) output or 1 V (p-p) 1st IF output for direct Analog-to-Digital Converter (ADC) interfacing
- DVB downconversion with integrated selectivity for Low IF (LIF)
- Integrated anti-aliasing tracking low-pass filter
- Fully integrated synthesizer controlled oscillator with excellent phase noise performance
- Synthesizer frequencies for a wide range of world wide DVB standards (for IF center frequencies of e.g. 34.5 MHz, 36 MHz, 44 MHz and 57 MHz)
- TAGC detector for independent tuner gain control loop applications
- TAGC operating as peak detector, fast reaction time due to additional speed-up detector
- Port function
- TAGC voltage monitor output

### **2.4 FM radio mode**

- Gain controlled wideband Radio IF (RIF) amplifier; AC-coupled
- Buffered RIF amplifier wideband output, gain controlled by internal RIF AGC
- Use of external FM sound BP filter
- 2nd RIF output, gain controlled by internal RIF AGC or by internal FM carrier AGC for **DSP**
- Alignment-free selective FM PLL demodulator with high linearity and low noise
- Precise fully digital AFC detector with 4-bit DAC; AFC bits read-out via I<sup>2</sup>C-bus
- Port function
- Radio AFC or tuner, RIF or FM AGC voltage monitor output

## **3. Applications**

■ Analog and digital TV front-end applications for TV sets, recording applications and personal computer cards

### **4. Quick reference data**

### **Table 1. Quick reference data**





#### **Table 1. Quick reference data** …continued

 $V_P = 5 V$ ;  $T_{amb} = 25 °C$ .





#### **Table 1. Quick reference data** …continued  $V_P = 5 V$ ;  $T_{amb} = 25 \degree C$ .

#### **Multistandard hybrid IF processing**

#### **Table 1. Quick reference data** …continued

 $V_P = 5 V$ ;  $T_{amb} = 25 \degree C$ .



#### **Reference frequency input from external source**



<span id="page-5-0"></span>[1] Values of video and sound parameters can be decreased at  $V_P = 4.5$  V.

<span id="page-5-1"></span>[2] AC load; C<sub>L</sub> < 20 pF and R<sub>L</sub> > 1 kΩ. The sound carrier frequencies (depending on TV standard) are attenuated by the integrated sound carrier traps.

<span id="page-5-2"></span>[3] Condition: luminance range (5 steps) from 0 % to 100 %. Measurement value is based on 4 of 5 steps.

<span id="page-5-3"></span>[4] The sound carrier trap can be bypassed by setting the I<sup>2</sup>C-bus bit W2[0] to logic 0; see [Table](#page-26-0) 23. In this way the full composite video spectrum appears at pin CVBS. The video amplitude is reduced to 1.1 V (p-p).

<span id="page-5-4"></span>[5] Measurement using 200 kHz high-pass filter, 5 MHz low-pass filter and subcarrier notch filter ("ITU-T J.64").

<span id="page-5-5"></span>[6] To match the AFC output signal to different tuning systems a current output is provided. The test circuit is given in [Figure](#page-68-1) 19. The AFC steepness can be changed by resistors R1 and R2.

<span id="page-5-6"></span>[7] With single-ended load for f<sub>IF</sub> < 45 MHz R<sub>L</sub> ≥ 1 kΩ and C<sub>L</sub> ≤ 5 pF to ground and for f<sub>IF</sub> = 45 MHz to 60 MHz R<sub>L</sub> = 1 kΩ and C<sub>L</sub> ≤ 3 pF to ground.

<span id="page-5-7"></span>[8] This parameter is not tested during production and is only given as application information.

<span id="page-5-8"></span>[9] Noise level is measured without input signal but AGC adjusted corresponding to the given input level.

<span id="page-5-9"></span>[10] Set with AGC nominal output voltage as reference. For C/N measurement switch input signal off.

<span id="page-5-10"></span>[11] The tolerance of the reference frequency determines the accuracy of VIF AFC, RIF AFC, FM demodulator center frequency, maximum FM deviation, sound trap frequency, LIF band-pass cut-off frequency, as well as the accuracy of the synthesizer.

# **5. Ordering information**



**Multistandard hybrid IF processing**

### **6. Block diagram**



<span id="page-7-0"></span>

<span id="page-8-0"></span>

<span id="page-9-0"></span>

<span id="page-10-0"></span>

**Multistandard hybrid IF processing**

## **7. Pinning information**

### **7.1 Pinning**



**Multistandard hybrid IF processing**



### **7.2 Pin description**



**Multistandard hybrid IF processing**



<span id="page-13-0"></span>[1] Recommendation: Leave this pin open or use a capacitor to GND, as shown in the application diagrams in [Figure](#page-89-0) 47, [Figure](#page-90-0) 48 and [Figure](#page-91-0) 49.

### **8. Functional description**

### **8.1 IF input switch**

Different signal bandwidth can be handled by using two signal processing chains with individual gain control.

Switch configuration allows independent selection of filter for analog VIF and for analog SIF (used at same time) or DIF.

The switch takes into account correct signal selection for TAGC in the event of VIF and DIF signal processing.

#### **8.2 VIF demodulator**

ATV demodulation using 6 MHz DVB window (band-pass) filter (for 6 MHz, 7 MHz or 8 MHz channel width).

IF frequencies adapted to enable the use of different filter configurations. The Nyquist processing is integrated. The integrated Nyquist processing provides also adjacent channel suppression. Sideband switch supplies selection of lower or upper sideband (e.g. for L-accent).

For optional use of standard Nyquist filter the integrated Nyquist processing can be switched off.

Equalizer provides optimum pulse response at different standards [e.g. to cope with higher demands for Liquid Crystal Display (LCD) TV].

Integrated sound traps.

Sound trap reference independent from received 2nd sound IF (reference taken from integrated reference synthesizer).

IF level selection provides an optimum adaptation of the demodulator to high linearity or low noise.

### **8.3 VIF AGC and tuner AGC**

#### **8.3.1 Mode selection of VIF AGC**

Peak white AGC for positive modulation mode with adaptation for speed up and black level AGC (using proven system from TDA9886).

For negative modulation mode equal response times for increasing or decreasing input level (optimum for amplitude fading) **or** normal peak AGC **or** ultra fast peak AGC.

#### **8.3.2 VIF AGC monitor**

VIF AGC DC voltage monitor output (with expanded internal characteristic).

VIF AGC read out via  $1<sup>2</sup>C$ -bus (for IF level indication) with zero-calibration via TOP setting (TOP setting either via I2C-bus or via TOP potentiometer).

#### **8.3.3 Tuner AGC**

Independent integral tuner gain control loop (not nested with VIF AGC). Integral characteristic provides high control accuracy.

Accurate setting of tuner control onset (TOP) for integral tuner gain control loop via I <sup>2</sup>C-bus.

For L standard, TAGC remains VIF AGC nested, as from field experience in the past this narrowband TAGC gives best performance.

Thus two switchable TAGC systems for negative/DIF and positive modulation implemented.

L standard tuner time constant switching integrated (= speed up function in the event of step into high input levels), to speed up settling time.

For TOP setting at L standard, additional adjustment via optional potentiometer or I<sup>2</sup>C-bus is provided.

Tuner AGC status bit provided.

### **8.4 DIF/SIF FM and AM sound AGC**

External AGC control input for DIF. DIF includes direct IF and low IF.

Integrated gain control loop for SIF.

AGC control for FM SIF related to used SAW bandwidth.

Peak AGC control in the event of FM SIF.

Ultra fast SIF AGC time constant when VIF AGC set to ultra fast mode.

Slow average AGC control in the event of AM sound.

AM sound AGC related to AM sound carrier level.

Fast AM sound AGC in the event of fast VIF AGC (speed up).

SIF/FM AGC DC voltage monitor output with expanded internal characteristic.

#### **8.5 Frequency phase-locked loop for VIF**

Basic function as previous TDA9887 design.

PLL gating mode for positive and negative modulation, optional.

PLL optimized for either overmodulation or strong multipath.

#### **8.6 DIF/SIF converter stage**

Frequency conversion with sideband suppression.

Selection mode of upper or lower sideband for pass or suppression.

Suppression around zero for frequency conversion.

Conversion mode selection via synthesizer for DIF and radio mode or via VIF Frequency Phase-Locked Loop (FPLL) for TV QSS sound (FM/AM).

External BP filter (e.g. for 4.5 MHz) for additional filtering, optional.

Bypass mode selection for use of external filter.

Integrated SIF BP tracking filter for chroma suppression.

Integrated tracking filters for LIF.

Symmetrical output stages for direct IF, LIF and 2nd SIF (intercarrier signal).

Second narrowband gain control loop for 2nd SIF via FM PLL.

#### **8.7 Mono sound demodulator**

#### **8.7.1 FM PLL narrowband demodulation**

Additional external input for either TV or radio intercarrier signal.

FM carrier selection independent from VIF trap, because VIF trap uses reference via synthesizer.

FM wide and ultra wide mode with adapted loop bandwidth and different selectable FM acquisition window widths to cope with FM overmodulation conditions.

#### **8.7.2 AM sound demodulation**

AM sound envelope detector.

L and L-accent standard without SAW switching (done by sideband selection of SIF converter).

#### **8.8 Audio amplifier**

Different gain settings for FM sound to adapt to different FM deviation.

Switchable de-emphasis for FM sound.

Automatic mute function when FM PLL is unlocked.

Forced mute function.

Output amplifier for AM sound.

#### **8.9 Synthesizer**

The synthesizer supports SIF/DIF frequency conversion. A large set of synthesizer frequencies in steps of 0.5 MHz enables flexible combination of SAW filter and required conversion frequency.

Synthesizer loop internally adapted to divider ratio range for optimum phase noise requirement (loop bandwidth).

Synthesizer reference either via 4 MHz crystal or via an external source. Individual pins for crystal and external reference allows optimum interface definition and supports use of custom reference frequency offset.

### **8.10 I2C-bus transceiver and slave address**

Four different I<sup>2</sup>C-bus device addresses to enable application with multi-IC use.

1<sup>2</sup>C-bus transceiver input ports can handle three different <sup>12</sup>C-bus voltages.

Read-out functions as TDA9887 plus additional read out of VIF AGC and VIFLOCK, BLCKLEV and TAGC status.

#### <span id="page-17-0"></span>**Table 4. Slave address detection**



### **9. I2C-bus control**

#### **Table 5. Slave addresses**

For MAD activation via pin ADRSEL: see [Table](#page-17-0) 4.



**Multistandard hybrid IF processing**

### **9.1 Read format**



#### **Table 6. R1 - data read register 1 bit allocation**



#### **Table 7. R1 - data read register 1 bit description**



<span id="page-18-0"></span>[1] If no IF input is applied, then bit AFCWIN can be logic 1 due to the fact that the VCO is forced to the AFC window border for fast lock-in behavior.

<span id="page-18-1"></span>[2] All standards except M/N standard.

<span id="page-18-2"></span>[3] M/N standard.

<span id="page-18-3"></span>[4] Typical time constant of FM carrier detection is 50 ms. The minimal recommended wait time for read out is 80 ms.

**Multistandard hybrid IF processing**



#### <span id="page-19-0"></span>**Table 8. Automatic frequency control bits**

<span id="page-19-1"></span>[1] In ATV mode f means vision intermediate frequency; in radio mode f means radio intermediate frequency.

#### **Table 9. R2 - data read register 2 bit allocation**



#### **Table 10. R2 - data read register 2 bit description**



**Multistandard hybrid IF processing**

<span id="page-20-0"></span>

TDA9897\_TDA9898\_4 © NXP B.V. 2009. All rights reserved.

**Multistandard hybrid IF processing**



<span id="page-21-0"></span>[1] The reference of 0 (TOP) can be adjusted via TOPPOS[4:0] (register W10; see [Table](#page-36-1) 47 and Table 45) or via potentiometer at pin TOP2.

**Multistandard hybrid IF processing**

### **9.2 Write format**



### **9.2.1 Subaddress**





#### **Table 13. W0 - subaddress register bit description**



#### <span id="page-22-0"></span>**Table 14. Subaddress control bits**



**Multistandard hybrid IF processing**



#### **Table 15. I2C-bus write register overview** The register setting after power-on is not specified.

<span id="page-23-0"></span>[1] See [Table](#page-23-11) 17 for detailed description of W1.

<span id="page-23-1"></span>[2] See [Table](#page-26-0) 23 for detailed description of W2.

<span id="page-23-2"></span>[3] See [Table](#page-28-0) 27 for detailed description of W3.

<span id="page-23-3"></span>[4] See [Table](#page-29-0) 29 for detailed description of W4.

<span id="page-23-4"></span>[5] See [Table](#page-30-0) 33 for detailed description of W5.

<span id="page-23-5"></span>[6] See [Table](#page-33-0) 37 for detailed description of W6.

<span id="page-23-6"></span>[7] See [Table](#page-34-0) 40 for detailed description of W7.

<span id="page-23-7"></span>[8] See [Table](#page-35-0) 42 for detailed description of W8.

<span id="page-23-8"></span>[9] See [Table](#page-36-2) 44 for detailed description of W9.

<span id="page-23-9"></span>[10] See [Table](#page-36-0) 47 for detailed description of W10.

<span id="page-23-10"></span>[11] See [Table](#page-37-0) 50 for detailed description of W11.

### **9.2.2 Description of data bytes**

#### <span id="page-23-12"></span>**Table 16. W1 - data write register bit allocation**

<span id="page-23-11"></span>**Table 17. W1 - data write register bit description**





### **Multistandard hybrid IF processing**



# <span id="page-24-0"></span>**Table 18. Intercarrier sound BP and FM PLL frequency select for ATV, QSS mode**

### <span id="page-24-1"></span>**Table 19. Intercarrier sound BP and FM PLL frequency select for radio**

For description of bit MOD refer to [Table](#page-30-0) 23 and bits FSFREQ[1:0] are described in Table 33.



#### **Table 20. Intercarrier sound FM PLL frequency select for radio 10.7 MHz** For description of bit MOD refer to [Table](#page-26-0) 23 and for BP refer to [Table](#page-29-0) 29.



**Multistandard hybrid IF processing**



#### <span id="page-25-1"></span>**Table 21. 2nd intercarrier and sound I/O switching** Switch input numbering in accordance with [Figure](#page-25-0) 9.

<span id="page-25-0"></span>

<span id="page-26-1"></span><span id="page-26-0"></span>

**Multistandard hybrid IF processing**

<span id="page-27-0"></span>

<span id="page-27-2"></span>[1] Register W11 is logical AND protected by bit W8[7]. Therefore it is required to set W8[7] = 1 to enable pass of any W11 bit.

#### <span id="page-27-1"></span>**Table 25. VIF PLL gating and detector mode**



<span id="page-28-0"></span>

#### **Multistandard hybrid IF processing**

<span id="page-29-0"></span>

<span id="page-29-2"></span>[1] Not recommended in combination with internal video level set to reduced  $(W7[4] = 1)$ .

#### <span id="page-29-1"></span>**Table 30. List of output signals at OUT1 and OUT2**



<span id="page-29-3"></span>[1] Intercarrier output level based on wideband AGC of SIF amplifier.

<span id="page-29-4"></span>[2] Intercarrier output level based on narrowband AGC of FM amplifier.

### **Multistandard hybrid IF processing**

<b>Bit</b>				Pin MPP output mode	
<b>VAGC</b>	<b>RADIO</b>	MPPS <sub>1</sub>	<b>MPPS0</b>		
W7[6]	W <sub>1</sub> [7]	W4[5]	W4[4]		
		0	0	gain control voltage of FM PLL	
	X	0		gain control voltage of SIF amplifier	
	X		0	<b>TAGC</b> monitor voltage	
				AFC current output, VIF PLL	
				AFC current output, radio mode	
	χ	0	0	gain control voltage of VIF amplifier	

<span id="page-30-1"></span>**Table 31. Output mode at pin MPP for ATV or radio mode**





#### <span id="page-30-0"></span>**Table 33. W5 - data write register bit description**



**Multistandard hybrid IF processing**

$\sim$ <b>Different of the complete of the complete the complete</b> $ \cdot$ $\cdot$ <b>Bit</b>						$f_{synth}$ (MHz)	
SFREQ5	SFREQ4	SFREQ3	SFREQ2	SFREQ1	SFREQ0		
W5[5]	W5[4]	W5[3]	W5[2]	W5[1]	W5[0]		
$\mathbf{1}$	1	$\mathbf{1}$	1	$\mathbf{1}$	$\mathbf{1}$	22.0	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	22.5	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	23.0	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf 0$	23.5	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf{1}$	$\mathbf{1}$	24.0	
$\mathbf{1}$	$\mathbf 1$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\mathsf{O}\xspace$	24.5	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf 0$	$\mathbf{1}$	25.0	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	0	$\pmb{0}$	$\mathsf{O}\xspace$	25.5	
$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	26.0	
$\mathbf{1}$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathsf{O}\xspace$	26.5	
$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	27.0	
$\mathbf{1}$	$\mathbf 1$	0	$\mathbf{1}$	$\pmb{0}$	$\mathsf{O}\xspace$	27.5	
$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	0	$\mathbf{1}$	$\mathbf{1}$	28.0	
$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathsf{O}\xspace$	28.5	
$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 0$	$\mathbf{1}$	29.0	
$\mathbf{1}$	$\mathbf{1}$	0	0	$\pmb{0}$	$\mathsf{O}\xspace$	29.5	
$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	30.0	
$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$30.5\,$	
$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	31.0	
$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	$31.5$	
$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	0	$\mathbf 1$	$\mathbf{1}$	32.0	
$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	$\mathsf{O}\xspace$	32.5	
$\mathbf{1}$	$\pmb{0}$	$\mathbf{1}$	0	$\mathbf 0$	$\mathbf{1}$	33.0	
$\mathbf{1}$	0	$\mathbf{1}$	0	$\pmb{0}$	$\pmb{0}$	$33.5\,$	
$\mathbf{1}$	$\pmb{0}$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 1$	$\mathbf{1}$	34.0	
$\mathbf{1}$	$\pmb{0}$	$\mathsf 0$	$\mathbf{1}$	$\mathbf 1$	$\pmb{0}$	34.5	
$\mathbf{1}$	0	0	$\mathbf{1}$	0	$\mathbf{1}$	35.0	
1	0	0	$\mathbf{1}$	0	0	35.5	
1	0	$\pmb{0}$	0	$\mathbf{1}$	$\mathbf{1}$	36.0	
1	0	0	0	$\mathbf{1}$	0	36.5	
1	0	0	0	$\mathsf 0$	$\mathbf{1}$	37.0	
$\mathbf{1}$	0	0	0	0	$\mathbf 0$	37.5	
0	1	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	38.0	
0	1	$\mathbf{1}$	1	$\mathbf{1}$	0	38.5	
0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	39.0	
0	1	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf 0$	39.5	
0	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf 1$	$\mathbf{1}$	40.0	
0	1	$\mathbf{1}$	0	$\mathbf{1}$	0	40.5	
0	$\mathbf{1}$	$\mathbf 1$	0	0	$\mathbf 1$	41.0	

<span id="page-31-0"></span>**Table 34. DIF/SIF synthesizer frequencies (using bit TWOFLO = 0)**

TDA9897\_TDA9898\_4 © NXP B.V. 2009. All rights reserved.

ч. v ັ , <b>Bit</b>						$f_{synth}$ (MHz)
SFREQ5	SFREQ4	SFREQ3	SFREQ2	SFREQ1	SFREQ0	
W5[5]	W5[4]	W5[3]	W5[2]	W5[1]	W5[0]	
0	1	1	0	0	0	41.5
$\pmb{0}$	$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	42.0
$\,0\,$	$\mathbf{1}$	0	1	$\mathbf{1}$	$\mathbf 0$	42.5
$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 1$	$\mathbf 0$	$\mathbf 1$	43.0
$\pmb{0}$	$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	$\mathsf 0$	$\pmb{0}$	43.5
$\,0\,$	$\mathbf{1}$	0	$\mathsf 0$	$\mathbf{1}$	$\mathbf 1$	44.0
$\,0\,$	$\mathbf{1}$	$\mathbf 0$	0	$\mathbf{1}$	$\mathbf 0$	44.5
$\pmb{0}$	$\mathbf{1}$	$\mathsf 0$	0	$\mathsf 0$	$\mathbf{1}$	45.0
$\,0\,$	$\mathbf{1}$	0	0	0	$\mathbf 0$	45.5
$\mathbf 0$	$\mathbf 0$	1	1	$\mathbf 1$	$\mathbf{1}$	46.0
$\pmb{0}$	$\pmb{0}$	1	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	46.5
0	$\mathbf 0$	1	1	$\mathbf 0$	$\mathbf{1}$	47.0
$\mathbf 0$	$\pmb{0}$	1	1	$\mathbf 0$	$\pmb{0}$	47.5
$\,0\,$	$\mathbf 0$	1	0	$\mathbf{1}$	$\mathbf 1$	48.0
$\,0\,$	$\pmb{0}$	1	0	$\mathbf 1$	$\pmb{0}$	48.5
$\mathbf 0$	$\mathbf 0$	1	$\mathsf 0$	$\mathsf 0$	$\mathbf{1}$	49.0
$\,0\,$	0	$\mathbf{1}$	0	0	$\mathbf 0$	49.5
$\mathbf 0$	$\pmb{0}$	$\mathbf 0$	1	1	$\mathbf{1}$	50.0
$\,0\,$	$\pmb{0}$	0	1	1	$\pmb{0}$	50.5
$\,0\,$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 1$	51.0
$\mathbf 0$	$\pmb{0}$	$\mathbf 0$	$\mathbf 1$	$\mathsf 0$	$\pmb{0}$	51.5
$\pmb{0}$	$\mathsf 0$	0	0	$\mathbf{1}$	$\mathbf{1}$	52.0
$\,0\,$	$\mathbf 0$	$\mathbf 0$	0	$\mathbf{1}$	$\pmb{0}$	52.5
$\,0\,$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf 1$	53.0
$\mathsf 0$	$\mathbf 0$	$\mathsf{O}\xspace$	$\pmb{0}$	$\mathsf 0$	$\pmb{0}$	53.5

**Table 34. DIF/SIF synthesizer frequencies (using bit TWOFLO = 0)** …continued

<span id="page-32-0"></span>**Table 35. DIF/SIF synthesizer frequency for Japan (using bit TWOFLO = 1)**

<b>Bit</b>						
<b>SFREQ5</b>	<b>SFREQ4</b>	<b>SFREQ3</b>	<b>SFREQ2</b>	<b>SFREQ1</b>	<b>SFREQ0</b>	
W5[5]	W5[4]	W5[3]	W5[2]	W5[1]	<b>W5[0]</b>	
						57

### **Multistandard hybrid IF processing**

<span id="page-33-0"></span>

<span id="page-33-1"></span>[1] In TAGC integral loop mode the pin TAGC provides sink and source currents for control. TakeOver Point (TOP) is set via register TOPNEG W9[4:0].

# <span id="page-33-2"></span>**Table 38. AGC mode and behavior**



#### **Multistandard hybrid IF processing**

<span id="page-34-0"></span>

<span id="page-34-1"></span>[1] Not recommended in combination with internal IF level set to reduced (W4[7] = 1).

<span id="page-34-2"></span>[2] At internal Nyquist processing off (W7[0] = 1) it is mandatory to set the internal video level to normal  $(W7[4] = 0).$ 

<span id="page-35-0"></span>
**Multistandard hybrid IF processing**

<span id="page-36-3"></span>

#### <span id="page-36-0"></span>**Table 45. Tuner takeover point adjustment bits W9[4:0]**



<span id="page-36-1"></span>[1] Average step size is 1.255 dB typical.

<span id="page-36-2"></span>[2] See [Table](#page-39-0) 53 for parameter tuner takeover point accuracy  $(\alpha_{\text{acc}(\text{set})\text{TOP}})$ .

### **Table 46. W10 - data write register bit allocation**



### <span id="page-36-4"></span>**Table 47. W10 - data write register bit description**



## **Multistandard hybrid IF processing**



### **Table 47. W10 - data write register bit description** continued

#### <span id="page-37-0"></span>**Table 48. Tuner takeover point adjustment bits W10[4:0]**



<span id="page-37-1"></span>[1] See [Table](#page-39-0) 53 for parameter tuner takeover point accuracy  $(\alpha_{\text{acc}(\text{set})\text{TOP2}})$ .

### **Table 49. W11 - data write register bit allocation**



### <span id="page-37-2"></span>**Table 50. W11 - data write register bit description[\[1\]](#page-38-0)**



### **Multistandard hybrid IF processing**



<span id="page-38-0"></span>[1] Register W11 is logical AND protected by bit W8[7]. Therefore it is required to set W8[7] = 1 to enable pass of any W11 bit.

## **10. Limiting values**

#### **Table 51. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).



<span id="page-38-1"></span>[1] Class 2 according to JESD22-A114.

<span id="page-38-2"></span>[2] Class B according to EIA/JESD22-A115.

# **11. Thermal characteristics**

#### **Table 52. Thermal characteristics**



**Multistandard hybrid IF processing**

# **12. Characteristics**

### **12.1 Analog TV signal processing**

#### <span id="page-39-0"></span>**Table 53. Characteristics**



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued

 $V_P = 5$  V;  $T_{amb} = 25$  °C; see Table 24 for input frequencies; B/G standard is used for the specification (f<sub>PC</sub> = 38.375 MHz;  $f_{SC}$  = 32.875 MHz; PC / SC = 13 dB;  $f_{AF}$  = 400 Hz); input level  $V_{i(F)}$  = 10 mV (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation: Vestigial SideBand (VSB); residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; internal Nyquist slope switched on (W7[0] = 0); measurements taken in test circuit of Figure 51; unless otherwise specified.



TDA9897\_TDA9898\_4 © NXP B.V. 2009. All rights reserved.

### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued

 $V_P = 5$  V;  $T_{amb} = 25$  °C; see Table 24 for input frequencies; B/G standard is used for the specification (f<sub>PC</sub> = 38.375 MHz;  $f_{SC}$  = 32.875 MHz; PC / SC = 13 dB;  $f_{AF}$  = 400 Hz); input level  $V_{i(F)}$  = 10 mV (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation: Vestigial SideBand (VSB); residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; internal Nyquist slope switched on  $(W7[0] = 0)$ ; measurements taken in test circuit of Figure 51; unless otherwise specified.



TDA9897\_TDA9898\_4 © NXP B.V. 2009. All rights reserved.

### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued



#### **Multistandard hybrid IF processing**

#### **Table 53. Characteristics** …continued

 $V_P = 5$  V;  $T_{amb} = 25$  °C; see Table 24 for input frequencies; B/G standard is used for the specification (f<sub>PC</sub> = 38.375 MHz;  $f_{SC}$  = 32.875 MHz; PC / SC = 13 dB;  $f_{AF}$  = 400 Hz); input level  $V_{i(F)}$  = 10 mV (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation: Vestigial SideBand (VSB); residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; internal Nyquist slope switched on (W7[0] <sup>=</sup> 0); measurements taken in test circuit of Figure 51; unless otherwise specified.



<span id="page-61-0"></span>[1] Values of video and sound parameters can be decreased at  $V_P = 4.5$  V.

<span id="page-61-1"></span>[2] Condition for secure POR is a rise or fall time greater than 2 µs.

<span id="page-61-2"></span>[3] This parameter is not tested during the production and is only given as application information for designing the receiver circuit.

<span id="page-61-3"></span>[4] Level headroom for input level jumps during gain control setting.

#### **Multistandard hybrid IF processing**

<span id="page-62-0"></span>[5] BLF(−3dB) = 100 kHz (damping factor d = 1.7; calculated with sync level within gain control range). Calculation of the VIF PLL filter by using the following formulae:

 $B_{LF(-3dB)} = K_{O} K_{D} R$  , valid for d  $\geq$  1.2

$$
d=\frac{1}{2}R\sqrt{2\pi K_OK_DC}
$$

with the following parameters:

 $K_O$  = VCO steepness (Hz/V),

 $K_D$  = phase detector steepness (A/rad),

R = loop filter serial resistor  $(\Omega)$ ,

 $C = loop$  filter serial capacitor  $(F)$ ,

 $B_{LE(-3dB)} = -3$  dB LF bandwidth (Hz),

d = damping factor.

- <span id="page-62-1"></span>[6] The VCO frequency offset related to the PC frequency is set to 1 MHz with white picture video modulation.
- <span id="page-62-2"></span>[7] AC load; C<sup>L</sup> < 20 pF and R<sup>L</sup> >1kΩ. The sound carrier frequencies (depending on TV standard) are attenuated by the integrated sound carrier traps.
- <span id="page-62-3"></span>[8] Condition: luminance range (5 steps) from 0 % to 100 %. Measurement value is based on 4 of 5 steps.
- <span id="page-62-4"></span>[9] Measurement using 200 kHz high-pass filter, 5 MHz low-pass filter and subcarrier notch filter ("ITU-T J.64").
- <span id="page-62-5"></span>[10] Modulation VSB; sound carrier off;  $f_{\text{video}} > 0.5$  MHz.
- <span id="page-62-6"></span>[11] Sound carrier on;  $f_{video} = 10$  kHz to 10 MHz.
- <span id="page-62-7"></span>[12] The sound carrier trap can be bypassed by setting the I<sup>2</sup>C-bus bit W2[0] to logic 0; see [Table](#page-26-0) 23. In this way the full composite video spectrum appears at pin CVBS. The video amplitude is reduced to 1.1 V (p-p).
- <span id="page-62-8"></span>[13] Measurement condition: with transformer, transmitter pre-correction on; reference is at 1 MHz.
- <span id="page-62-9"></span>[14] The response time is valid for a VIF input level range from 200  $\mu$ V to 70 mV.
- <span id="page-62-10"></span>[15] AGC response time increased if no AGC event occurs during two lines at minimum.
- <span id="page-62-12"></span><span id="page-62-11"></span>[16] AGC response time increased if video level falls below half of selected level.

[17] Load applied to output pin causes signal loss. The resulting gain can be calculated by using  $G_{\nu (load)} = G_{\nu} + 20log\Bigl(\frac{R_L}{R_L+R}\Bigr)$ .  $= G_v + 20log\left(\frac{R_L}{R_O + R_L}\right)$ 

- <span id="page-62-13"></span>[18] See [Figure](#page-68-1) 19 to smooth current pulses.
- <span id="page-62-14"></span>[19] To match the AFC output signal to different tuning systems a current output is provided. The test circuit is given in [Figure](#page-68-1) 19. The AFC steepness can be changed by different applications of resistors R1 and R2.
- <span id="page-62-15"></span>[20] The AFC value of the VIF and RIF frequency is generated by using digital counting methods. The used counter resolution is provided with an uncertainty of ±1 bit corresponding to ±25 kHz. This uncertainty of ±25 kHz has to be added to the frequency accuracy parameter.
- <span id="page-62-16"></span>[21] Measured with an FM deviation of 25 kHz and the typical AF output voltage of 500 mV (RMS). The audio signal processing stage provides headroom of 6 dB with THD < 1.5 %. The I<sup>2</sup>C-bus bits W3[0] and W3[1] control the AF output signal amplitude from 0 dB to −18 dB in steps of −6 dB. Reducing the audio gain for handling a frequency deviation of more than 55 kHz avoids AF output signal clipping.
- <span id="page-62-17"></span>[22] Amplitude response depends on dimensioning of FM PLL loop filter.
- <span id="page-62-18"></span>[23] The lower AF cut-off frequency depends on the value of the capacitor at pin CAF. A value of C<sub>AF1</sub> = 470 nF leads to f<sub>−3dB(AF)l</sub> ≈ 20 Hz and C<sub>AF1</sub> = 220 nF leads to f<sub>-3dB(AF)l</sub>  $\approx$  40 Hz.
- <span id="page-62-19"></span>[24] For all signal-to-noise measurements the used VIF modulator has to meet the following specifications:
	- a) Incidental phase modulation for black-to-white jump less than 0.5 degrees.
	- b) QSS AF performance, measured with the television demodulator AMF2 (audio output, weighted signal-to-noise ratio) better than 60 dB (at deviation 27 kHz) for 6 kHz sine wave black-to-white video modulation.
	- c) Picture-to-sound carrier ratio PC / SC1 = 13 dB (transmitter).
- <span id="page-62-20"></span>[25] The PC / SC ratio is calculated as the addition of TV transmitter PC / SC1 ratio and SAW filter PC / SC1 ratio. This PC / SC ratio is necessary to achieve the weighted signal-to-noise values as noted. A different PC / SC ratio will change these values.
- <span id="page-62-21"></span>[26] Measurement condition is SC1 / SC2  $\geq$  7 dB.
- <span id="page-62-22"></span>[27] The differential QSS signal output on pins OUT1A and OUT1B is analyzed by a test demodulator TDA9820. The signal-to-noise ratio of this device is better than 60 dB. The measurement is related to an FM deviation of  $\pm$ 27 kHz and in accordance with "ITU-R BS.468-4".

### **Multistandard hybrid IF processing**

- <span id="page-63-1"></span>[28] The tolerance of the reference frequency determines the accuracy of VIF AFC, RIF AFC, FM demodulator center frequency, maximum FM deviation, sound trap frequency, LIF band-pass cut-off frequency, as well as the accuracy of the synthesizer.
- <span id="page-63-2"></span>[29] The value of C<sub>pull</sub> determines the accuracy of the resonance frequency of the crystal. It depends on the used type of crystal.
- <span id="page-63-3"></span>[30] The AC characteristics are in accordance with the I<sup>2</sup>C-bus specification for fast mode (maximum clock frequency is 400 kHz). Information about the I<sup>2</sup>C-bus can be found in the brochure "The I<sup>2</sup>C-bus and how to use it" (order number 9398 393 40011).
- <span id="page-63-4"></span>[31] The SDA and SCL lines will not be pulled down if  $V_P$  is switched off.
- <span id="page-63-5"></span>[32] The threshold is dependent on  $V_P$ .
- <span id="page-63-6"></span>[33] The threshold is independent of  $V_P$ .

#### **Table 54. Examples to the FM PLL filter**



#### **Table 55. Input frequencies and carrier ratios (examples)**



<span id="page-63-0"></span>



<span id="page-64-1"></span><span id="page-64-0"></span>



<span id="page-65-1"></span><span id="page-65-0"></span>

<span id="page-66-1"></span><span id="page-66-0"></span>

### **Multistandard hybrid IF processing**



<span id="page-67-0"></span>

Characteristics of digital and analog radio AFC is mirrored with respect to center frequency when lower sideband is used  $(W2[3] = 0).$ 

- (1) RIF AFC via I2C-bus.
- (2) FM carrier detection via I2C-bus.
- (3) RIF AFC average current.
- (4) Reading via I2C-bus.
- (5) Average; RC network at pin MPP.

#### <span id="page-67-1"></span>**Fig 18. Typical analog and digital AFC characteristic for RIF**

<span id="page-68-1"></span><span id="page-68-0"></span>



<span id="page-69-1"></span><span id="page-69-0"></span>



<span id="page-70-1"></span><span id="page-70-0"></span>



<span id="page-71-1"></span><span id="page-71-0"></span>
















**Multistandard hybrid IF processing**



- (4) Signal levels for TOP-adjusted tuner output level using minimum RF gain and adjustment-related minimum IF gain.
- (5) TOP-adjusted tuner output level.
- (6) TOP-adjusted VIF amplifier input level.
- (7) Minimum antenna input level at −1 dB video level.

**Fig 35. Front-end level diagram**

#### **12.2 Digital TV signal processing**

#### <span id="page-77-0"></span>**Table 56. Characteristics**

 $V_P$  = 5  $V_{.1}^{(1)}$ ; T<sub>amb</sub> = 25 °C; 8 MHz system; see [Table](#page-31-0) 33 and Table 34; CW test input signal is used for specification;  $V_{i(IF)} = 10 \text{ mV}$  (RMS);  $f_{IF} = 36 \text{ MHz}$  for low IF output of 5 MHz; IF input from 50  $\Omega$  via broadband transformer 1 : 1; gain controlled amplifier adjusted to typical specified output level; measurements taken in test circuit of [Figure](#page-93-0) 51 with 4 MHz crystal oscillator reference; unless otherwise specified.



#### **Multistandard hybrid IF processing**

#### **Table 56. Characteristics** …continued



#### **Multistandard hybrid IF processing**

#### **Table 56. Characteristics** …continued



#### **Table 56. Characteristics** …continued



#### **Multistandard hybrid IF processing**

#### **Table 56. Characteristics** …continued

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>		Min	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Isource(o)PD(max)	maximum phase detector output source current					65	$\mu$ A
<b>Conversion synthesizer PLL; pin LFSYN2</b>							
VLFSYN2	voltage on pin LFSYN2			1	÷,	3	$\vee$
$K_{\rm O}$	VCO steepness	$\Delta f_{VCO}$ / $\Delta V_{LFSYN2}$			31	ä,	MHz/V
$K_D$	phase detector steepness	$\Delta I_{LFSYN2}$ / $\Delta \varphi_{VCO}$ ; see Table 57; $f_{VCO}$ selection:					
		22 MHz to 29.5 MHz		$\overline{\phantom{a}}$	32	-	µA/rad
		30 MHz to 37.5 MHz			38		µA/rad
		38 MHz to 45.5 MHz		٠	47	$\qquad \qquad \blacksquare$	µA/rad
		46 MHz to 53.5 MHz		$\blacksquare$	61	$\qquad \qquad \blacksquare$	µA/rad
		57 MHz		$\blacksquare$	61	-	µA/rad
$I_{O(PD)}$	phase detector output current	sink or source; $f_{VCO}$ selection:					
		22 MHz to 29.5 MHz		$\overline{\phantom{0}}$	200	$\qquad \qquad \blacksquare$	μA
		30 MHz to 37.5 MHz			238		μA
		38 MHz to 45.5 MHz			294	-	μA
		46 MHz to 53.5 MHz			384		μA
		57 MHz			384	٠	μA
$\varphi$ n(synth)	synthesizer phase noise	$f_{synth} = 31$ MHz; $f_{IF}$ = 36 MHz					
		at 1 kHz		[2] 89	99	$\qquad \qquad \blacksquare$	dBc/Hz
		at 10 kHz		[2] 89	99	ä,	dBc/Hz
		at 100 kHz		$[2]$ 98	102	$\overline{\phantom{a}}$	dBc/Hz
		at 1.4 MHz		[2] 115	119	$\blacksquare$	dBc/Hz
		$f_{synth} = 40$ MHz; $f_{IF}$ = 44 MHz; external 4 MHz reference signal of 265 mV (RMS) and phase noise better than 120 dBc/Hz; see Figure 46					
		at 1 kHz		[2] 89	96		dBc/Hz
		at 10 kHz		[2] 89	100	$\qquad \qquad \blacksquare$	dBc/Hz
		at 100 kHz		$[2]$ 96	100	٠	dBc/Hz
		at 1.4 MHz		$\frac{[2]}{[2]}$ 115	118	-	dBc/Hz
$\alpha_{\rm sp}$	spurious suppression	multiple of $\Delta f = 500$ kHz		[2] 50			dBc
I <sub>L</sub>	leakage current	synthesizer spurious performance > 50 dBc	$[2]$ .		$\qquad \qquad \blacksquare$	10	nA

#### **Multistandard hybrid IF processing**

#### **Table 56. Characteristics** …continued



#### **Multistandard hybrid IF processing**

#### **Table 56. Characteristics** …continued

 $V_P$  = 5  $V_{.11}^{(1)}$ ; T<sub>amb</sub> = 25 °C; 8 MHz system; see Table 33 and Table 34; CW test input signal is used for specification;  $V_{i(F)}$  = 10 mV (RMS); f<sub>IF</sub> = 36 MHz for low IF output of 5 MHz; IF input from 50  $\Omega$  via broadband transformer 1 : 1; gain controlled amplifier adjusted to typical specified output level; measurements taken in test circuit of Figure 51 with 4 MHz crystal oscillator reference; unless otherwise specified.



<span id="page-83-0"></span>[1] Some parameters can be decreased at  $V_P = 4.5$  V.

<span id="page-83-1"></span>[2] This parameter is not tested during production and is only given as application information.

<span id="page-83-2"></span>[3] Output current can be increased by application of single-ended resistor from each output pin to GND. Recommended resistor value is minimum 1 kΩ.

<span id="page-83-3"></span>[4] With single-ended load for  $f_{IF} < 45$  MHz R<sub>L</sub> ≥ 1 kΩ and C<sub>L</sub> ≤ 5 pF to ground and for  $f_{IF} = 45$  MHz to 60 MHz R<sub>L</sub> = 1 kΩ and C<sub>L</sub> ≤ 3 pF to ground.

<span id="page-83-4"></span>[5] Noise level is measured without input signal but AGC adjusted corresponding to the given input level.

<span id="page-83-5"></span>[6] Set with AGC nominal output voltage as reference. For C/N measurement switch input signal off.

<span id="page-83-6"></span>[7] With single-ended load  $R_L \ge 1$  k $\Omega$  and  $C_L \le 5$  pF to ground.

<span id="page-83-8"></span>[8] The tolerance of the reference frequency determines the accuracy of VIF AFC, RIF AFC, FM demodulator center frequency, maximum FM deviation, sound trap frequency, LIF band-pass cut-off frequency, as well as the accuracy of the synthesizer.

<span id="page-83-9"></span>[9] The value of C<sub>pull</sub> determines the accuracy of the resonance frequency of the crystal. It depends on the used type of crystal.

#### <span id="page-83-7"></span>**Table 57. Conversion synthesizer PLL; loop filter dimensions[\[1\]](#page-83-10)**



<span id="page-83-10"></span>[1] Calculation of the PLL loop filter by using the following formulae:

$$
B_{LF(-3dB)} = \frac{K_O}{N} K_D R_{LFSYN2}
$$
, valid for d \ge 1.2

$$
d = \frac{1}{2} R_{LFSYN2} \sqrt{2\pi \frac{K_O}{N} K_D C_{LFSYN2}}
$$

with the following parameters:  $K_O$  = VCO steepness (Hz/V).

 $N =$  divider ratio:  $N = \frac{f_{VCO}}{0.5 \, MHz}$ ,

 $K_D$  = phase detector steepness (A/rad),  $R_{LFSYN2}$  = synthesizer loop filter serial resistor ( $\Omega$ ),  $C_{LFSYN2}$  = synthesizer loop filter serial capacitor (F),  $B_{LF(-3dB)} = -3$  dB LF bandwidth (Hz),

 $d =$  damping factor.

<span id="page-83-11"></span>[2] If more than one frequency range is used in the application, then the smallest resistor value should be applied.



<span id="page-84-1"></span><span id="page-84-0"></span>



<span id="page-85-0"></span>

<span id="page-85-2"></span><span id="page-85-1"></span>











<span id="page-88-0"></span>

**Multistandard hybrid IF processing**

## <span id="page-89-0"></span>**13. Application information**









**Multistandard hybrid IF processing**

## <span id="page-93-1"></span>**14. Test information**



- (3) Use of crystal is optional.
- (4) Application depends on synthesizer frequency; see [Table](#page-83-7) 57.
- (5) Application of FM PLL loop filter; see [Table](#page-63-0) 54.
- (6) Capacitor connected only for TDA9898.
- (7) Pull-up resistor connected only for port function.

<span id="page-93-0"></span>**Fig 51. Test circuit of TDA9897 and TDA9898**

**Multistandard hybrid IF processing**

## <span id="page-94-0"></span>**15. Package outline**



#### **Fig 52. Package outline SOT313-2 (LQFP48)**

**Multistandard hybrid IF processing**

**SOT619-1**



#### **HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm**

### **Fig 53. Package outline SOT619-1 (HVQFN48)**

**Multistandard hybrid IF processing**

## <span id="page-96-0"></span>**16. Soldering of SMD packages**

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### <span id="page-96-1"></span>**16.1 Introduction to soldering**

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### <span id="page-96-2"></span>**16.2 Wave and reflow soldering**

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **•** Through-hole components
- **•** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **•** Board specifications, including the board finish, solder masks and vias
- **•** Package footprints, including solder thieves and orientation
- **•** The moisture sensitivity level of the packages
- **•** Package placement
- **•** Inspection and repair
- **•** Lead-free soldering versus SnPb soldering

#### <span id="page-96-3"></span>**16.3 Wave soldering**

Key characteristics in wave soldering are:

- **•** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **•** Solder bath specifications, including temperature and impurities

#### **Multistandard hybrid IF processing**

#### <span id="page-97-0"></span>**16.4 Reflow soldering**

Key characteristics in reflow soldering are:

- **•** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 54) than a SnPb process, thus reducing the process window
- **•** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **•** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 58 and 59

#### **Table 58. SnPb eutectic process (from J-STD-020C)**



#### **Table 59. Lead-free process (from J-STD-020C)**



Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 54.

**Multistandard hybrid IF processing**



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## <span id="page-98-1"></span><span id="page-98-0"></span>**17. Soldering of through-hole mount packages**

### **17.1 Introduction to soldering through-hole mount packages**

This text gives a very brief insight into wave, dip and manual soldering.

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

### <span id="page-98-2"></span>**17.2 Soldering by dipping or by solder wave**

Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature  $(T_{\text{sta(max)}})$ . If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### <span id="page-98-3"></span>**17.3 Manual soldering**

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300  $\degree$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 °C and 400 °C, contact may be up to 5 seconds.

#### **Multistandard hybrid IF processing**

## <span id="page-99-0"></span>**17.4 Package related soldering information**

#### **Table 60. Suitability of through-hole mount IC packages for dipping and wave soldering**



[1] For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

[2] For PMFP packages hot bar soldering or manual soldering is suitable.

## <span id="page-99-1"></span>**18. Abbreviations**



### **Multistandard hybrid IF processing**



## <span id="page-100-0"></span>**19. Revision history**



## <span id="page-101-0"></span>**20. Legal information**

#### <span id="page-101-1"></span>**20.1 Data sheet status**



[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### <span id="page-101-2"></span>**20.2 Definitions**

**Draft —** The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet —** A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### <span id="page-101-3"></span>**20.3 Disclaimers**

**General —** Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes —** NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use —** NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications —** Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values —** Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale —** NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license —** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control —** This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data —** The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

### <span id="page-101-4"></span>**20.4 Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I <sup>2</sup>C-bus —** logo is a trademark of NXP B.V.

## <span id="page-101-5"></span>**21. Contact information**

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

TDA9897\_TDA9898\_4 © NXP B.V. 2009. All rights reserved.

**Multistandard hybrid IF processing**

## <span id="page-102-0"></span>**22. Contents**





Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

**© NXP B.V. 2009. All rights reserved.**

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

**Date of release: 25 May 2009 Document identifier: TDA9897\_TDA9898\_4**

