# ASSP

BIPOLAR

# Switching Regulator Controller

(4 Channels plus High-Precision, High-Frequency Capabilities)

# MB3785A

# DESCRIPTION

The MB3785A is a PWM-based 4-channel switching regulator controller featuring high-precision, high-frequency capabilities. All of the four channels of circuits allow their outputs to be set in three modes: step-down, step-up, and inverted. The third and fourth channels are suited for DC motor speed control.


The triangular-wave oscillation circuit accepts a ceramic resonator, in addition to the standard method of oscillation using an RC network.

# FEATURES

- Wide range of operating power supply voltages: 4.5 V to 18 V
- Low current consumption: 6 mA [Typ] when operating 10  $\mu$ A or less during standby
- Built-in high-precision reference voltage generator: 2.50 V±1%
- Oscillation circuit
  - Capable of high-frequency oscillation: 100 kHz to 1 MHz
  - Also accepts a ceramic resonator.
- Wide input range of error amplifier: –0.2 V to Vcc–1.8 V
- · Built-in timer/latch-actuated short-circuiting detection circuit
- Output circuit
  - The drive output for PNP transistors is the totem-pole type allowing the on-current and off-current values to be set independently.

# PACKAGE








(Continued)

- Adjustable dead time over the entire duty ratio range
- · Built-in standby and output control functions
- High-density mounting possible: 48-pin LQFP package

## PIN ASSIGNMENT




# ■ PIN DESCRIPTION

Pin No.		Symbol	I/O	Description
	1	Ca1		CH1 output transistor OFF-current setting terminal. Insert a capacitor be-
	48	Cb1		tween the Ca1 and the Cb1 terminals, then set the output transistor OFF-cur- rent.
	7	+IN1(E)	Ι	CH1 error amp non-inverted input terminal.
	6	-IN1(E)	Ι	CH1 error amp inverted input terminal.
CH1	5	FB1	0	CH1 error amp output terminal.
	8	–IN1(C)	Ι	CH1 comparator inverted input terminal.
	4	DTC1	Ι	CH1 dead time control terminal.
	47	VE1	I	CH1 output current setting terminal.
	46	OUT1	0	CH1 totem-pole output terminal.
	3	Ca2		CH2 output transistor OFF-current setting terminal. Insert a capacitor be-
	2	Cb2		tween the Ca2 and the Cb2 terminals, then set the output transistor OFF-cur- rent.
	12	+IN2(E)	I	CH2 error amp non-inverted input terminal.
	11	–IN2(E)	I	CH2 error amp inverted input terminal.
CH2	10	FB2	0	CH2 error amp output terminal.
	13	–IN2(C)	I	CH2 comparator inverted input terminal.
	9	DTC2	I	CH2 dead time control terminal.
	43	VE2	Ι	CH2 output current setting terminal.
	44	OUT2	0	CH2 totem-pole output terminal.
	34	Ca3		CH3 output transistor OFF-current setting terminal. Insert a capacitor be-
	35	Cb3		tween the Ca3 and the Cb3 terminals, then set the output transistor OFF-cur- rent.
	25	+IN3(E)	I	CH3 error amp non-inverted input terminal.
	26	–IN3(E)	I	CH3 error amp inverted input terminal.
CH3	27	FB3	0	CH3 error amp output terminal.
	24	–IN3(C)	I	CH3 comparator inverted input terminal.
	28	DTC3	I	CH3 dead time control terminal.
	41	VE3	I	CH3 output current setting terminal.
	40	OUT3	0	CH3 totem-pole output terminal.
	36	Ca4	_	CH4 output transistor OFF-current setting terminal. Insert a capacitor be-
	37	Cb4		tween the Ca4 and the Cb4 terminals, then set the output transistor OFF-cur- rent.
CH4	30	+IN4(E)	Ι	CH4 error amp non-inverted input terminal.
	31	–IN4(E)	Ι	CH4 error inverted input terminal.
	32	FB4	0	CH4 error amp output terminal.
	29	–IN4(C)	I	CH4 comparator inverted input terminal.

Pin No.		Symbol	I/O	Description			
	33	DTC4	I	CH4 dead time control terminal.			
CH4	38	VE4	I	CH4 output current setting terminal.			
	39	OUT4	0	CH4 totem-pole output terminal.			
uit uit	14	OSCIN	_	This terminal connects a ceramic resonator.			
r-Way Circu	15	OSCOUT	—				
gular lator	16	R⊤		This terminal connects to a resistor for setting the triangular-wave frequency.			
Triangular-Wave Oscillator Circuit	17	Ст	_	This terminal connects to a capacitor for setting the triangular-wave frequency.			
Ž	18	Vcc1		Power supply terminal for the reference power supply control circuit.			
Supp	45	Vcc2		Power supply terminal for the output circuit.			
Power Supply Circuit	42	GND	_	GND terminal.			
Po	19	Vref	0	Reference voltage output terminal.			
	23	SCP	_	This terminal connects to a capacitor for the short-circuit protection circuit.			
	20	CTL1	I	Power supply circuit and CH1 control terminal.			
Circuit				When this pin is High, the power supply circuit and first channel are in active state. When this pin is Low, the power supply circuit and first channel are in standby state.			
Control Circuit				CH2 control terminal. While the CTL1 terminal is High			
	21	CTL2		When this pin is High, the second channel is in active state. When this pin is Low, the second channel is in the inactive state.			
				CH3 and CH4 control terminal. While the CTL1 terminal is High			
	22	CTL3	I	When this pin is High, the third and fourth channels are in active state. When this pin is Low, the third and fourth channels are in the inactive state.			

### BLOCK DIAGRAM



# ■ FUNCTIONAL DESCRIPTION

### 1. Switching Regulator Function

### (1) Reference voltage circuit

The reference voltage circuit generates a temperature-compensated reference voltage ( $\pm 2.50$  V) using the voltage supplied from the power supply terminal (pin 18). This voltage is used as the operating power supply for the internal circuits of the IC. The reference voltage can also be supplied to an external device from the V<sub>REF</sub> terminal (pin 19).

### (2) Triangular-wave oscillator circuit

By connecting a timing capacitor and a resistor to the  $C_T$  (pin 17) and the  $R_T$  (pin 16) terminals, it is possible to generate any desired triangular oscillation waveform. The oscillation can also be obtained by using a ceramic resonator connected to pins 14 and 15.

This waveform has an amplitude of 1.3 V to 1.9 V and is input to the internal PWM comparator of the IC. At the same time, it can also be supplied to an external device from the  $C_T$  terminal (pin 17).

### (3) Error amplifier

This amplifier detects the output voltage of the switching regulator and outputs a PWM control signal accordingly. It has a wide common-mode input voltage range from -0.2 V to V<sub>cc</sub> -1.8 V and allows easy setting from an external power supply, making the system suitable for DC motor speed control.

By connecting a feedback resistor and capacitor from the error amplifier output pin to the inverted input pin, you can form any desired loop gain, for stable phase compensation.

### (4) PWM comparator

### • CH1 & CH2

The PWM comparators in these channels are a voltage comparator with two inverted input and one non-inverted input, that is, a voltage-pulse width converter to control the output pulse on-time according to the input voltage. It turns on the output transistor when the triangular wave from the oscillator is higher than both the error amplifier output and the DTC-pin voltages.

### • CH3 & CH4

The PWM comparators in these channels are a voltage comparator with one inverted input and two non-inverted inputs, that is, a voltage-pulse width converter to control the output pulse on-time according to the input voltage. It turns on the output transistor when the triangular wave from the oscillator is lower than both the error amplifier output and the DTC-pin voltages.

These four channels can be provided with a soft start function by using the DTC pin.

### (5) Output circuit

The output circuit is comprised of a totem-pole configuration and can drive a PNP transistor (30 mA Max)

### 2. Channel Control Function

The MB3785A allows the four channels of power supply circuits to be controlled independently. Set the voltage levels on the CTL1 (pin 20), CTL2 (pin 21), and CTL3 (pin 22) terminals to turn the circuit of each channel "ON" or "OFF", as listed below.

CTL I	oin voltage	level	On/Off state of channel			
CTL1	CTL2	CTL3	Power supply circuit CH1		CH2	CH3 and CH4
	Ц	Н				ON
Ц	H	L		.1	ON	OFF
Н		Н	10	N	OFF	ON
	L	L	+		OFF	OFF
L	>	<	Standby state*			

Table 1 Channel by Channel On/Off Setting Conditions.

\*: The power supply current value during standby is 10  $\mu$ A or less.

### 3. Protective Functions

### (1) Timer/latch-actuated short-circuiting protection circuit

The SCP comparator checks the output voltage of each comparator which is used to detect the short-circuiting of output. When any of these comparators have an output voltage greater than or equal to 2.1 V, the timer circuit is activated and a protection enable capacitor externally fitted to the SCP terminal (pin 23) begins to charge.

If the comparator's output voltage is not restored to normal voltage level by the time the capacitor voltage has risen to the base-emitter junction voltage of the transistor, i.e.,  $V_{BE}$  ( $\neq 0.65$  V), the latch circuit is activated to turn off the output transistor while at the same time setting the duty (OFF) = 100 %.

When actuated, this protection circuit can be reset by turning on the power supply again.

### (2) Under voltage lockout protection circuit

A transient state at power-on or a momentary drop of the power supply voltage causes the control IC to malfunction, resulting in system breakdown or deterioration. By detecting the internal reference voltage with respect to the power supply voltage, this protection circuit resets the latch circuit to turn off the output transistor and set the duty (OFF) = 100 %, while at the same time holding the SCP terminal (pin 23) at the "L". The reset is cleared when the power supply voltage becomes greater than or equal to the threshold voltage level of this protection circuit.

# ■ ABSOLUTE MAXIMUM RAGINGS (See WARNING)

				(Т	a = +25°C)
Parameter	Symbol	Conditions	Rat	Unit	
Farameter			Min	Max	Unit
Power supply voltage	Vcc	—	—	20	V
Control input voltage	VICTL	—	—	20	V
Power dissipation	PD	Ta ≤ +25°C	—	550*	mW
Operating ambient temperature	Тор	—	-30	85	°C
Storage temperature	Tstg		-55	125	°C

\*: The packages are mounted on the epoxy board (4 cm  $\times$  4 cm).

/**T**-

# ■ RECOMMENDED OPERATING CONDITIONS

Deveryoter	Cumhal	Conditions		– Unit		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Power supply voltage*	Vcc	—	4.5	6.0	18	V
Error amp. input voltage	Vı	—	-0.2	_	Vcc -0.8	V
Comparator input voltage	Vı	—	-0.2	—	Vcc	V
Control input voltage	VICTL	—	-0.2	—	18	V
Output current	lo	—	3.0	—	30	mA
Timing capacitance	Ст	—	68	—	1500	pF
Timing resistance	R⊤	—	5.1	—	100	kΩ
Oscillation frequency	fosc	—	100	500	1000	kHz
Operating ambient tem- perature	Тор	_	-30	25	85	°C

\*: The minimum value of the recommended supply voltage is 3.6 V except when the device operates with constant output sink current.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.


**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# ■ ELECTRICAL CHARACTERISTICS


DIOCH	Parameter Reference voltage Rate of changed in output voltage vs. Temperature	Symbol Vref AVref	Conditions	Min	Value Typ	Max	Unit
DOCK	Reference voltage Rate of changed in output	Vref		Min	Typ	Max	Onic
DICK	Rate of changed in output		$l_{OP} = -1 mA$		<b>7</b> F	Wax	onne
DIOCK	<b>3</b> 1			2.475	2.500	2.525	V
	•		Ta = -30°C to +85°C	-2	±0.2	2	%
	Input stability	Line	Vcc = 3.6 V to 18 V	-10	-2	10	mV
	Load stability	Load	$I_{OR} = -0.1 \text{ mA to } -1 \text{ mA}$	-10	-3	10	mV
	Sort-circuit output current	los	Vref = 2 V	-25	-8	-3	mA
_	Throobold voltage	VtH	—	_	2.72	—	V
) L	Threshold voltage	VtL	—	_	2.60		V
> -	Hysteresis width	VHYS	—	80	120		mV
	Reset voltage (Vcc)	VR	_	1.5	1.9	_	V
2	Input threshold voltage	Vth	_	2.45	2.50	2.55	V
CH 1/ CH	Input bias current	Ів	Vi = 0 V	-200	-100		nA
	Input voltage range	Vı	_	-0.2	_	Vcc	V
CH 4	Input offset voltage	Vio	—	0.58	0.65	0.72	V
	Input bias current	Ів	Vi = 0 V	-200	-100		nA
CH 3/	Common mode input voltage range	VICM	_	-0.2	_	Vcc-0.8	V
	Threshold voltage	VtPC	—	0.60	0.65	0.70	V
	Input standby voltage	Vsтв	—	_	50	100	mV
	Input latch voltage	Vı	—	_	50	100	mV
	Input source current	libpc	_	-1.4	-1.0	-0.6	μA
	Oscillation frequency	fosc	$C_T = 300 \text{ pF}, R_T = 6.2 \text{ k}\Omega$	450	500	550	kHz
	Frequency stability (Vcc)	$\Delta f/f_{dv}$	Vcc = 3.6 V to 18 V	_	±1		%
	Frequency stability (Ta)	∆f/fd⊤	Ta = -30°C to +85°C	-4	_	4	%
	3/CH 4 CH 1/ CH	Sort-circuit output current Threshold voltage Hysteresis width Reset voltage (Vcc) HO HO HO HO HO HO HO HO HO HO HO HO HO H	Sort-circuit output currentIosThreshold voltageVtHThreshold voltageVtLHysteresis widthVHYSReset voltage (Vcc)VRInput threshold voltageVthInput threshold voltageVthInput threshold voltageVthInput offset voltage rangeVIInput offset voltageVIOInput bias currentIIBInput offset voltageVIOInput bias currentIIBCommon mode input voltageVICMThreshold voltageVICMInput standby voltageVSTBInput latch voltageVIInput source currentIlbpcOscillation frequencyfosc	Sort-circuit output currentIos $V_{REF} = 2 V$ Threshold voltage $V_{tH}$ —Hysteresis width $V_{tH}$ —Hysteresis width $V_{HYS}$ —Reset voltage (Vcc) $V_R$ —Input threshold voltage $V_{th}$ —Input bias currentIIB $V_I = 0 V$ Input offset voltage $V_{IO}$ —Input offset voltage $V_{IO}$ —Input sias currentIIB $V_I = 0 V$ Common mode input voltage $V_{ICM}$ —Threshold voltage $V_{ICM}$ —Input standby voltage $V_{STB}$ —Input latch voltage $V_I$ —Input source currentIIbpc—Input source currentIlbpc—Oscillation frequencyfosc $C_T = 300  pF, R_T = 6.2  k\Omega$	Sort-circuit output currentIos $V_{REF} = 2 V$ -25Threshold voltage $V_{tH}$ Hysteresis width $V_{tH}$ Hysteresis width $V_{HYS}$ 80Reset voltage (Vcc) $V_R$ 1.5Input threshold voltage $V_{th}$ 2.45Input bias currentIıB $V_I = 0 V$ -200Input voltage range $V_I$ 0.2Input offset voltage $V_{IO}$ 0.58Input bias currentIıB $V_I = 0 V$ -200Common mode input voltage range $V_{ICM}$ 0.2Threshold voltage $V_{IPC}$ 0.60Input standby voltage $V_{STB}$ Input latch voltage $V_I$ Input source currentIlbpc1.4Oscillation frequencyfosc $C_T = 300 pF, R_T = 6.2 kQ$ 450	Sort-circuit output current  Ios  VREF = 2 V 25 8    Threshold voltage  VtH  -  -  2.72    VtL  -  -  2.60    Hysteresis width  VHVS  -  80  120    Reset voltage (Vcc)  VR  -  1.5  1.9    Input threshold voltage  Vth  -  2.45  2.50    Input threshold voltage  Vth  -  -0.2  -    Input threshold voltage  Vth  -  0.65  1.9    Input threshold voltage  V1  -  -0.2  -    Threshold voltage range  V10  -  0.58  0.65    Input voltage range  V10  -  0.02  -    Threshold voltage  V10  -  0.02  -    Threshold voltage  V100  -  0.60  0.65    Input bias current  IIB  V1 = 0 V  -200  -100    Common mode input voltage  V100  -  0.60 </td <td>Sort-circuit output current  Ios  VREF = 2 V  -25  -8  -3    Threshold voltage  <math>V_{IH}</math>  -  -  2.72  -    Hysteresis width  <math>V_{IH}</math>  -  -  2.60  -    Hysteresis width  <math>V_{HYS}</math>  -  80  120  -    Reset voltage (Vcc)  <math>V_R</math>  -  1.5  1.9  -    Input threshold voltage  <math>V_{IR}</math>  -  2.45  2.50  2.55    Input threshold voltage range  <math>V_{II}</math>  -  -  0.24  -  Vcc    Hout offset voltage range  <math>V_{II}</math>  -  -  0.2  -  Vcc    Input voltage range  <math>V_{II}</math>  -  -  0.58  0.65  0.72    Input offset voltage  <math>V_{IO}</math>  -  0  -  -  Vcc-0.8    Threshold voltage  <math>V_{ICM}</math>  -  -  0.60  0.65  0.70    Input bias current  IB  <math>V_{I=0} V</math>  -  0.60</td>	Sort-circuit output current  Ios  VREF = 2 V  -25  -8  -3    Threshold voltage $V_{IH}$ -  -  2.72  -    Hysteresis width $V_{IH}$ -  -  2.60  -    Hysteresis width $V_{HYS}$ -  80  120  -    Reset voltage (Vcc) $V_R$ -  1.5  1.9  -    Input threshold voltage $V_{IR}$ -  2.45  2.50  2.55    Input threshold voltage range $V_{II}$ -  -  0.24  -  Vcc    Hout offset voltage range $V_{II}$ -  -  0.2  -  Vcc    Input voltage range $V_{II}$ -  -  0.58  0.65  0.72    Input offset voltage $V_{IO}$ -  0  -  -  Vcc-0.8    Threshold voltage $V_{ICM}$ -  -  0.60  0.65  0.70    Input bias current  IB $V_{I=0} V$ -  0.60


(Continued)					(Vcc = +6	6 V, Ta = ∙	+25°C)
	Parameter	Symbol Condition	Conditions	Value			Unit
			Conditions	Min	Тур	Мах	onic
	Input offset voltage	Vio	Vfb = 1.6 V	-10	_	10	mV
ifier	Input bias current	Ів	Vfb = 1.6 V	-200	-100		nA
Error amplifier	Common mode input voltage range	VICM	_	-0.2	_	Vcc-0.8	V
Erro	Voltage gain	Av		60	100		dB
	Frequency bandwidth	BW	Av = 0 dB		800		kHz
ad	Input threshold voltage	Vto	Duty cycle = 0 %		1.9	2.25	V
CH 1/ CH 2 dead time control circuit	input intesnoid voltage	Vt100	Duty cycle = 100 %	1.05	1.3	_	V
CH 2 e contr circuit	Input bias current	Ibdt	V <sub>dt</sub> = 2.3 V		0.1	0.5	μA
l 1/ ( time c	Latch mode source current	Idt	$V_{dt} = 1.5 V$		-500	-80	μA
CH	Latch input voltage	Vldt	I <sub>dt</sub> = -40 μA	Vref-0.3	2.4	_	V
ad	Input threshold voltage	V <sub>t0</sub>	Duty cycle = 0 %	1.05	1.3	_	V
4 de ntrol t		Vt100	Duty cycle = 100 %		1.9	2.25	V
CH 4 e cont circuit	Input bias current	Ibdt	V <sub>dt</sub> = 2.3 V		0.1	0.5	μA
CH 3/ CH 4 dead time control circuit	Latch mode source current	Idt	V <sub>dt</sub> = 1.5 V	80	500	_	μA
U U U	Latch input voltage	Vldt	I <sub>dt</sub> = +40 μA		0.2	0.3	V
lé –	Threshold voltage	Vth		0.7	1.4	2.1	V
Channel control block		Ін	Vctl = 5 V		100	200	μA
DI Chi	Input current	lı∟	Vctl = 0 V	-10	_	10	μΑ
	Source current	lo			-40	—	mA
Output block	Sink current	lo	Rε = 82 Ω	18	30	42	mA
DI OL	Output leakage current	LO	Vo = 18 V	_	—	20	μΑ
	Standby current	Icco	_		0	10	μA
General	Supply current when output off	Icc		_	6	8.6	mA

# ■ TYPICAL CHARACTERISTIC CURVES




### (Continued)







# ■ METHODS OF SETTING THE OUTPUT VOLTAGE

# 1. Method of Connecting CH1 and CH2: When Output Voltage (Vo) is Positive




# 2. Method of Connecting CH1 and CH2: When Output Voltage (Vo) is Negative





# 3. Method of Connecting CH3 and CH4: When Output Voltage (Vo) is Positive


4. Method of Connecting CH3 and CH4: When Output Voltage (Vo) is Negative





# ■ METHOD OF SETTING THE OUTPUT CURRENT


The output circuit is comprised of a totem-pole configuration. Its output current waveform is such that the ONcurrent value is set by constant current and the OFF-current value is set by a time constant as shown in Figure 2. These output currents are set using the equations below.

- ON-current = 2.5/R<sub>E</sub> [A]
  - (Voltage on output current-setting pin VE ≠ 2.5 V)
- OFF-current time constant  $\Rightarrow$  proportional to the value of C<sup>B</sup>









### METHOD OF SETTING TIME CONSTANT FOR TIMER/LATCH-ACTUATED SHORT-CIRCUTING PROTECTION CIRCUIT

Figure 5 schematically shows the protection latch circuit.

The outputs from the output-shorting detection comparators 1 to 4 are respectively connected to the inverted inputs of the SCP comparator. These inputs are always compared with the reference voltage of approximately 2.1 V which is fed to the non-inverted input of the SCP comparator.

While the switching regulator load conditions are stable, there are no changes in the outputs of the comparators 1 to 4 so that short-circuit protection control keeps equilibrium state. At this time, the voltage on the SCP terminal (pin 23) is held at approximately 50 mV.


When load conditions change rapidly due to a short-circuiting of load, for example, the output voltage of the comparator for the relevant channel goes "H" (2.1 V or more). Consequently, the SCP comparator outputs a "L", causing the transistor  $Q_1$  to turn off, and the short-circuit protection capacitor  $C_{PE}$  (externally fitted to the SCP terminal) begins to charge.

 $V_{PE} = 50 \text{ mV} + t_{PE} \times 10^{-6}/C_{PE}$ 

 $0.65 = 50 \text{ mV} + t_{\text{PE}} \times 10^{-6}/C_{\text{PE}}$ 


 $C_{PE} = t_{PE}/0.6$  (s)

When the external capacitor  $C_{PE}$  is charged to approximately 0.65 V, the SR latch is set and the output drive transistor is turned off. Simultaneously, the dead time is extended to 100% and the output voltage on the SCP terminal (pin 23) is held "L". As a result, the S-R latch input is closed and  $C_{PE}$  is discharged.



### ■ TREATMENT WHEN NOT USING SCP

When you do not use the timer/latch-actuated short-circuiting protection circuit, connect the SCP terminal (pin 23) to GND with the shortest distance possible. Also, connect the comparator's input terminal for each channel to the V<sub>CC1</sub> terminal (pin 18).



### OSCILLATOR FREQUENCY SETTING

The oscillator frequency can be set by connecting a timing capacitor ( $C_T$ ) to the CT terminal (pin 17) and a timing resistor ( $R_T$ ) to the RT terminal (pin 16).


Oscillator frequency: fosc

fosc (kHz) 
$$\doteq \frac{930000}{CT(pF) \cdot RT(k\Omega)}$$

# ■ METHOD OF SETTING THE TRIANGULAR-WAVE OSCILLATOR CIRCUIT


### 1. When Not Using Ceramic Resonator

Connect the OSC<sub>IN</sub> terminal (pin 14) to GND and leave the OSC<sub>OUT</sub> terminal (pin 15) open. This makes it possible to set the oscillation frequency with only  $C_T$  and  $R_T$ .



### 2. When Using Ceramic Resonator


By connecting a ceramic resonator between  $OSC_{IN}$  and  $OSC_{OUT}$  as shown below, you can set the oscillation frequency. In this case, too,  $C_T$  and  $R_T$  are required. Determine the values of  $C_T$  and  $R_T$  so that the oscillation frequency of this RC network is about 5% to 10% lower than that of the ceramic resonator.




### <Precautions>

When the oscillation rise time at power switch-on is compared between a ceramic and a crystal resonator, it is known that the crystal resonator is about 10 to 100 times slower to rise than the ceramic resonator. Therefore, when a crystal resonator is used, system operation as a switching regulator at power switch-on becomes unstable. To avoid this problem, it is recommended that you use a ceramic oscillator because it has a short rise time and, hence, ensures stable operation.

### • Crystal Resonator Turn-on Characteristic



Ceramic Resonator Turn-on Characteristic



### METHOD OF SETTING THE DEAD TIME


When the device is set for step-up inverted output based on the flyback method, the output transistor is fixed to a full-on state (ON-duty = 100 %) at power switch-on. To prevent this problem, you may determine the voltages on the DTC terminals (pins 4, 9, 28, and 33) from the  $V_{REF}$  voltage so you can easily set the output transistor's dead time (maximum ON-duty) independently for each channel as shown below.

### (1) CH1 and CH2 Channels

When the voltage on the DTC terminals (pins 4 and 9) is higher than the triangular-wave output voltage from the oscillator, the output transistor turns off. The dead time calculation formula assuming that triangular-wave amplitude  $\neq 0.6$  V and triangular-wave minimum voltage  $\neq 1.3$  V is given below.

Duty (OFF) 
$$\Rightarrow \frac{V_{dt} - 1.3}{0.6} \times 100$$
 [%],  $V_{dt} = \frac{R_2}{R_1 + R_2} \times V_{REF}$ 

When you do not use these DTC terminals, connect them to GND.




### (2) CH3 and CH4 Channels

When the voltage on the DTC terminals (pins 28 and 33) is lower than the triangular-wave output voltage from the oscillator, the output transistor turns off. The dead time calculation formula assuming that triangular-wave amplitude  $\Rightarrow$  0.6 V and triangular-wave maximum voltage  $\Rightarrow$  1.9 V is given below.

Duty (OFF) 
$$\Rightarrow \frac{1.9 - V_{dt}}{0.6} \times 100$$
 [%],  $V_{dt} = \frac{R_2}{R_1 + R_2} \times V_{REF}$ 

When you do not use these DTC terminals, connect them to  $V_{\mbox{\scriptsize REF.}}$ 



### <Precautions>

When you use a ceramic resonator, pay attention when setting the dead time because the triangular-wave amplitude is determined by the values of  $C_T$  and  $R_T$ .

### METHODS OF SETTING THE SOFT START TIME

To prevent surge currents when the IC is turned on, you can set a soft start using the DTC terminal (pin 4, 9, 28 and 33).

When power is switched on, channels 1 and 2 begin discharging the capacitor (Cdt) connected the DTC1 (DTC2) terminal, channels 3 and 4 begin charging the capacitor (Cdt) connected the DTC3 (DTC4) terminal. The soft start process operates by comparing the soft start setting voltage, which is proportional to the DTC terminal voltage, with the triangular waveform, and varying the ON-duty of the OUT terminal (pin 46, 44, 40 and 39).


The soft start time until the ON duty reaches 50 % is determined by the following equation:

For figure 13 Soft start time (time until output ON duty = 50%) ts (s) =  $- C_{dt} (F) \times R_{dt} (\Omega) \times ln (\frac{1.6}{2.5}) \implies 0.446 \times C_{dt} (F) \times R_{dt} (\Omega)$ 

For figure 14

Soft start time (time until output ON duty = 50%)

ts (s) = - Cdt (F) × Rdt ( $\Omega$ ) × In (1  $-\frac{1.6}{2.5}$ )  $\doteq$  1.022 × Cdt (F) × Rdt ( $\Omega$ )



It is also possible to set soft start simultaneously with the dead time by configuring the DTC terminals as shown below.

For figure 15


Soft start time (time until output ON duty = 50%)


 $ts (s) = - \frac{C_{dt} (F) \times R_1 (\Omega) \times R_2 (\Omega)}{R_1 (\Omega) + R_2 (\Omega)} \quad \times ln (0.64 - \frac{0.36R_2 (\Omega)}{R_1 (\Omega)})$ 

For figure 16

Soft start time (time until output ON duty = 50%)

 $ts (s) = - \frac{C_{dt} (F) \times R_1 (\Omega) \times R_2 (\Omega)}{R_1 (\Omega) + R_2 (\Omega)} \quad \times ln (1 - \frac{1.6 (R_1 (\Omega) + R_2 (\Omega))}{2.5R_2 (\Omega)})$ 





# ■ APPLICATION


### 1. Equivalent series resistor and stability of smoothing capacitor


The equivalent series resistor (ESR) of the smoothing capacitor in the DC/DC converter greatly affects the loop phase characteristic.

The stability of the system is improved so that the phase characteristic may advance the phase to the ideal capacitor by ESR in the high frequency region (see "Gain vs. Frequency" and "Phase vs. Frequency").

A smoothing capacitor with a low ESR reduces system stability. Use care when using low ESR electrolytic capacitors (OS-CON<sup>™</sup>) and tantalum capacitors.


Note: OS-CON is the trademark of Sanyo Electnic Co., Ltd.







### **Reference data**

If an aluminum electrolytic smoothing capacitor (RC  $\neq$  1.0  $\Omega$ ) is replaced with a low ESR electrolytic capacitor (OS-CON<sup>TM</sup> : RC  $\neq$  0.2  $\Omega$ ), the phase margin is reduced by half (see Fig. 17 and 18).





# ■ EXAMPLE OF APPLICATION CIRCUIT




# ■ NOTES ON USE


- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
  - For semiconductors, use antistatic or conductive containers.
  - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
  - The work table, tools and measuring instruments must be grounded.
  - The worker must put on a grounding device containing 250 k $\Omega$  to 1 M $\Omega$  resistors in series.
- Do not apply a negative voltage
  - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

### ORDERING INFORMATION


Part number	Package	Remarks
MB3785APFV	48-pin plastic LQFP (FPT-48P-M05)	

### ■ PACKAGE DIMENSION









# **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.