# 8-bit Microcontroller

CMOS

# F<sup>2</sup>MC-8FX MB95200H/210H Series

### MB95F204H/F204K/F203H/F203K/F202H/F202K MB95F214H/F214K/F213H/F213K/F212H/F212K

### DESCRIPTION

MB95200H/210H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### FEATURES

#### • F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.
- Clock (main OSC clock and sub-OSC clock are only available in MB95F204H/F204K/F203H/F203K/F202H/ F202K)
  - Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main internal CR clock (1/8/10 MHz  $\pm$  3%, maximum machine clock frequency: 10 MHz)

- Selectable subclock source Sub-OSC clock (32.768 kHz) External clock (32.768 kHz) Sub-internal CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)
- Timer
  - 8/16-bit composite timer
  - Timebase timer
  - Watch prescaler
- LIN-UART (MB95F204H/F204K/F203H/F203K/F202H/F202K)
  - Full duplex double buffer

Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



- External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low-power consumption (standby) modes
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) mode
  - Stop mode
  - Sleep mode
  - Watch mode
  - Timebase timer mode
- I/O port (Max: 17) (MB95F204K/F203K/F202K)
  - General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 2
- I/O port (Max: 16) (MB95F204H/F203H/F202H)
  - General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 1
- I/O port (Max: 5) (MB95F214K/F213K/F212K)
  - General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 2
- I/O port (Max: 4) (MB95F214H/F213H/F212H)
  - General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 1
- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
- Low-voltage detection reset circuit
  - Built-in low-voltage detector
- Clock supervisor counter
  - Built-in clock supervisor counter function
- Programmable port input voltage level
  - CMOS input level / hysteresis input level
- Flash memory security function
  - Protects the contents of flash memory

### ■ PRODUCT LINE-UP

| <b>Part number</b>             |  |   |  |  |                               |   |                      |         |               |          |               |               |
|--------------------------------|--|---|--|--|-------------------------------|---|----------------------|---------|---------------|----------|---------------|---------------|
|                                | MB95   | MB95  | MB95   | MB95   | MB95                          | MB95  | MB95                 | MB95    | MB95          | MB95     | MB95          | MB95          |
|                                | F204H  | F203H   | F202H  | F204K  | F203K                         | F202K   | F214H                | F213H   | F212H         | F214K    | F213K         | F212K         |
| Parameter                      |  |   |  |  |                               |   |                      |         |               |          |               |               |
| Туре                           |  |   |  |  | Fla                           | sh mem  | ory prod             | uct     |               |          |               |               |
| Clock                          |  |   |  |  |                               |   |                      |         |               |          |               |               |
| supervisor<br>counter          | It super   | vises the   | e main c                                       | IOCK OSC   | illation.                     |   |                      |         |               |          |               |               |
|                                | 16 KB  | 8 KB  | 4 KB   | 16 KB  | 8 KB                          | KB   4 KB   16 KB   8 KB   4 KB   16 KB   8 KB   4 KE |                      |         |               |          |               | 4 KB          |
| ROM capacity<br>RAM capacity   | 496 B  | 496 B   | 4 KB<br>240 B                                  | 496 B  | о кь<br>496 В                 | 4 KB<br>240 B   | 496 B                | 496 B   | 4 KB<br>240 B | 496 B    | о кь<br>496 В | 4 KB<br>240 B |
|                                | 490 D  | 490 D   | 240 D  | 490 D  | 490 D                         | 240 D   | 490 D                | 490 D   | 240 D         | 490 D    | 490 D         | 240 D         |
| Low-voltage<br>detection reset |  | No  |  |  | Yes                           |   |                      | No      |               |          | Yes           |               |
| Reset input                    | C  | Dedicate  | d  | Soft   | tware se                      | lect  | C                    | edicate | d             | Sof      | tware se      | elect         |
| CPU functions                  | Instructi<br>Instructi<br>Data bit<br>Minimur          | umber of basic instructions: 136struction bit length: 8 bitsstruction length: 1 to 3 bytesata bit length: 1, 8, and 16 bitsinimum instruction execution time: 61.5 ns (with machine clock = 16.25 MHz)terrupt processing time: 0.6 µs (with machine clock = 16.25 MHz)                                    |  |  |                               |   |                      |         |               |          |               |               |
| General-                       | I/O port   | D ports (Max): 16 I/O ports (Max): 17 I/O ports (Max): 4 I/O ports (Max): 5   |  |  |                               |   |                      |         |               |          |               |               |
| purpose I/O                    | CMOS:  | MOS: 15, N-ch: 1 CMOS: 15, N-ch: 2 CMOS: 3, N-ch: 1 CMOS: 3, N-ch: 2  |  |  |                               |   |                      |         |               |          |               |               |
| Timebase timer                 | Interrup   | Interrupt cycle : 0.256 ms - 8.3 s (when external clock = 4 MHz)  |  |  |                               |   |                      |         |               |          |               |               |
| Hardware/                      | Reset generation cycle                                 |   |  |  |                               |   |                      |         |               |          |               |               |
|                                |  | Main oscillation clock at 10 MHz : 105 ms (Min)<br>The sub-CR clock can be used as the source clock of the hardware watchdog.   |  |  |                               |   |                      |         |               |          |               |               |
| -                              |  |   |  |  |                               |   | ock of th            | e hardw | are wate      | chdog.   |               |               |
| Wild register                  |  | e used to   | •  |  | •                             |   | 1                    |         |               |          |               |               |
| LIN-UART                       | selected<br>It has a<br>Clock-s<br>clock-as<br>enabled | functior  | edicated<br>ex doub<br>ized seri<br>iized seri | reload t<br>le buffer<br>ial data t<br>rial data | imer.<br>transfer<br>transfer | and<br>is<br>aster or                                 | No LIN-              | UART    |               |          |               |               |
|                                | 6 ch.  |   |  |  |                               |   | 2 ch.                |         |               |          |               |               |
| converter                      |  | 10-bit re   | solution                                       | can be   | selected                      | l.  | 1                    |         |               |          |               |               |
|                                | 2 ch.  |   |  |  |                               |   | 1 ch.                |         |               |          |               |               |
| 8/16-bit<br>composite<br>timer | lt has bu<br>Count cl                                  | he timer can be configured as an "8-bit timer x 2 channels" or a "16-bit timer x 1 channel".<br>has built-in timer function, PWC function, PWM function and input capture function.<br>count clock: it can be selected from internal clocks (seven types) and external clocks.<br>can output square wave. |  |  |                               |   |                      |         |               |          |               |               |
|                                | 6 ch.  |   |  |  |                               |   | 2 ch.                |         |               |          |               |               |
| External<br>interrupt          |  | , ,   |  | •  | 0 0                           | •   | edge, or<br>Iby mode |         | ges can       | be selec | cted.)        |               |
| On-chip debug                  |  | erial cor<br>orts seria   |  | . (async   | hronous                       | mode)   |                      |         |               |          |               |               |

| Part number                     | MB95<br>F204H   | MB95<br>F203H                                   | MB95<br>F202H | MB95<br>F204K | MB95<br>F203K | MB95<br>F202K | MB95<br>F214H | MB95<br>F213H | MB95<br>F212H | MB95<br>F214K | MB95<br>F213K | MB95<br>F212K |
|---------------------------------|---|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| Parameter<br>Watch<br>prescaler | Eight di  | Eight different time intervals can be selected. |               |               |               |               |               |               |               |               |               |               |
| Flash memory                    | It supports automatic programming, Embedded Algorithm,<br>write/erase/erase-suspend/erase-resume commands.<br>It has a flag indicating the completion of the operation of Embedded Algorithm. |   |               |               |               |               |               |               |               |               |               |               |
| Standby mode                    | Sleep n   | node, sto                                       | op mode       | , watch       | mode, ti      | mebase        | timer m       | ode           |               |               |               |               |
| Package                         |   |   |               | P-24<br>P-20  |               |               |               |               |               | P-8<br>P-8    |               |               |

### ■ PACKAGES AND CORRESPONDING PRODUCTS

| Part number<br>Package | MB95<br>F204H | MB95<br>F203H | MB95<br>F202H | MB95<br>F204K | MB95<br>F203K | MB95<br>F202K | MB95<br>F214H | MB95<br>F213H | MB95<br>F212H | MB95<br>F214K | MB95<br>F213K | MB95<br>F212K |
|------------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| 24-pin plastic<br>SDIP | 0             | 0             | 0             | 0             | 0             | 0             | Х             | Х             | Х             | Х             | х             | х             |
| 20-pin plastic<br>SOP  | 0             | 0             | 0             | 0             | 0             | 0             | Х             | Х             | Х             | Х             | х             | Х             |
| 8-pin plastic DIP      | Х             | Х             | Х             | Х             | Х             | Х             | 0             | 0             | 0             | 0             | 0             | 0             |
| 8-pin plastic SOP      | Х             | Х             | Х             | Х             | Х             | Х             | 0             | 0             | 0             | 0             | 0             | 0             |

O: Available

X: Unavailable

### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/program. For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

• Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RSTX/PF2 pin must also be connected to the same evaluation tool.

### PIN ASSIGNMENT



### ■ PIN DESCRIPTION (MB95200H Series 24 pins)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function   |
|---------|----------|-------------------------|--|
| 4       | PF0      | Б                       | General-purpose I/O port   |
| 1 -     | X0       | B                       | Main clock input oscillation pin                                     |
| 2       | N.C.     | —                       | It is an internally unconnected pin. Always leave it unconnected.    |
| 3 –     | PF1      | В                       | General-purpose I/O port   |
| 3       | X1       |                         | Main clock I/O oscillation pin                                       |
| 4       | Vss      | —                       | Power supply pin (GND)   |
| 5 –     | PG2      | с                       | General-purpose I/O port   |
| 5       | X1A      |                         | Subclock I/O oscillation pin   |
| 6       | PG1      | с                       | General-purpose I/O port   |
| 0       | X0A      |                         | Subclock input oscillation pin                                       |
| 7       | Vcc      | —                       | Power supply pin   |
| 8       | С        | —                       | Capacitor connection pin   |
|         | PF2      |                         | General-purpose I/O port   |
| 9       | RSTX     | A                       | Reset pin<br>This is a dedicated reset pin in MB95F202H/F203H/F204H. |
| 10      | P62      | D                       | General-purpose I/O port<br>High-current port                        |
|         | TO10     |                         | 8/16-bit composite timer ch. 1 output pin                            |
| 11      | N.C.     | -                       | It is an internally unconnected pin. Always leave it unconnected.    |
| 12      | P63      | D                       | General-purpose I/O port<br>High-current port                        |
|         | TO11     |                         | 8/16-bit composite timer ch. 1 output pin                            |
| 13 -    | P64      | D                       | General-purpose I/O port   |
| 13 -    | EC1      |                         | 8/16-bit composite timer ch. 1 clock input pin                       |
| 14      | N.C.     | —                       | It is an internally unconnected pin. Always leave it unconnected.    |
| 15 -    | P00      | E                       | General-purpose I/O port   |
| 15      | AN00     |                         | A/D converter analog input pin                                       |
| 16      | P01      | E                       | General-purpose I/O port   |
|         | AN01     |                         | A/D converter analog input pin                                       |
|         | P02      |                         | General-purpose I/O port   |
| 17      | INT02    | E                       | External interrupt input pin   |
|         | AN02     |                         | A/D converter analog input pin                                       |
|         | SCK      |                         | LIN-UART clock I/O pin   |

(Continued)

| Pin no. | Pin name | I/O<br>circuit<br>type* | Function  |
|---------|----------|-------------------------|---|
|         | P03      |                         | General-purpose I/O port  |
| 18      | INT03    | E                       | External interrupt input pin                                      |
| 10      | AN03     |                         | A/D converter analog input pin                                    |
|         | SOT      |                         | LIN-UART data output pin  |
|         | P04      |                         | General-purpose I/O port  |
|         | INT04    |                         | External interrupt input pin                                      |
| 10      | AN04     | F                       | A/D converter analog input pin                                    |
| 19      | SIN      |                         | LIN-UART data input pin   |
|         | HCLK1    |                         | External clock input pin  |
|         | EC0      |                         | 8/16-bit composite timer ch. 0 clock input pin                    |
|         | P05      |                         | General-purpose I/O port<br>High-current port                     |
|         | INT05    |                         | External interrupt input pin                                      |
| 20      | AN05     | E                       | A/D converter analog input pin                                    |
|         | TO00     |                         | 8/16-bit composite timer ch. 0 output pin                         |
|         | HCLK2    |                         | External clock input pin  |
|         | P06      |                         | General-purpose I/O port<br>High-current port                     |
| 21      | INT06    | G                       | External interrupt input pin                                      |
|         | TO01     |                         | 8/16-bit composite timer ch. 0 output pin                         |
| 22 —    | P07      |                         | General-purpose I/O port  |
| ~~      | INT07    | — G                     | External interrupt input pin                                      |
| 23      | N.C.     | —                       | It is an internally unconnected pin. Always leave it unconnected. |
|         | P12      |                         | General-purpose I/O port  |
| 24      | EC0      | н                       | 8/16-bit composite timer ch. 0 clock input pin                    |
|         | DBG      |                         | DBG input pin   |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN DESCRIPTION (MB95200H Series 20 pins)

| Pin no. | Pin name                         | I/O<br>circuit<br>type* | Function  |
|---------|----------------------------------|-------------------------|---|
| 1       | PF0/X0                           | В                       | General-purpose I/O port<br>This pin is also used as the main clock input oscillation pin.  |
| 2       | PF1/X1                           | В                       | General-purpose I/O port<br>This pin is also used as the main clock input/output oscillation pin.   |
| 3       | Vss                              | —                       | Power supply pin (GND)  |
| 4       | PG2/X1A                          | С                       | General-purpose I/O port<br>This pin is also used as the subclock input/output oscillation pin.   |
| 5       | PG1/X0A                          | С                       | General-purpose I/O port<br>This pin is also used as the subclock input oscillation pin.  |
| 6       | Vcc                              | —                       | Power supply pin  |
| 7       | С                                | —                       | Capacitor connection pin  |
| 8       | PF2/RSTX                         | А                       | General-purpose I/O port<br>This pin is also used as a reset pin.<br>This pin is a dedicated reset pin in MB95F204H/F203H/F202H.  |
| 9       | P62/TO10                         | D                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the 8/16-bit composite timer ch. 1 output.  |
| 10      | P63/TO11                         | D                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the 8/16-bit composite timer ch. 1 output.  |
| 11      | P64/EC1                          | D                       | General-purpose I/O port<br>This pin is also used as the 8/16-bit composite timer ch. 1 clock input.  |
| 12      | P00/AN00                         | E                       | General-purpose I/O port<br>This pin is also used as the A/D converter analog input.  |
| 13      | P01/AN01                         | E                       | General-purpose I/O port<br>This pin is also used as the A/D converter analog input.  |
| 14      | P02/INT02/AN02/<br>SCK           | E                       | General-purpose I/O port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the LIN-UART clock I/O.  |
| 15      | P03/INT03/AN03/<br>SOT           | E                       | General-purpose I/O port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the LIN-UART data output.  |
| 16      | P04/INT04/AN04/<br>SIN/HCLK1/EC0 | F                       | General-purpose I/O port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the LIN-UART data input.<br>This pin is also used as the external clock input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 clock input. |

(Continued)

| Pin no. | Pin name                      | I/O<br>circuit<br>type* | Function   |
|---------|-------------------------------|-------------------------|--|
| 17      | P05/INT05/AN05/<br>TO00/HCLK2 | E                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 output.<br>This pin is also used as the external clock input. |
| 18      | P06/INT06/TO01                | G                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 output.   |
| 19      | P07/INT07                     | G                       | General-purpose I/O port<br>This pin is also used as the external interrupt input.   |
| 20      | P12/EC0/DBG                   | Н                       | General-purpose I/O port<br>This pin is also used as the DBG input pin.<br>This pin is also used as the 8/16-bit composite timer ch. 0 clock input.  |


\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".


### ■ PIN DESCRIPTION (MB95210H Series)

| Pin no. | Pin name                     | I/O<br>circuit<br>type* | Function   |
|---------|------------------------------|-------------------------|--|
| 1       | Vss                          | _                       | Power supply pin (GND)   |
| 2       | Vcc                          | _                       | Power supply pin   |
| 3       | С                            | _                       | Capacitor connection pin   |
| 4       | RSTX/PF2                     | A                       | General-purpose I/O port<br>This pin is also used as a reset pin.<br>This pin is a dedicated reset pin in MB95F214H/F213H/F212H.   |
| 5       | P04/INT04/AN04/<br>HCLK1/EC0 | E                       | General-purpose I/O port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the external clock input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 clock input. |
| 6       | P05/AN05/TO00/<br>HCLK2      | E                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the A/D converter analog input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 output.<br>This pin is also used as the external clock input.   |
| 7       | P06/INT06/TO01               | G                       | General-purpose I/O port<br>High-current port<br>This pin is also used as the external interrupt input.<br>This pin is also used as the 8/16-bit composite timer ch. 0 output.   |
| 8       | P12/EC0/DBG                  | Н                       | General-purpose I/O port<br>This pin is also used as the DBG input pin.<br>This pin is also used as the 8/16-bit composite timer ch. 0 clock input.  |

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

#### ■ I/O CIRCUIT TYPE





### NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of  $\blacksquare$  ELECTRICAL CHARACTERISTICS" is applied to the V<sub>CC</sub> pin or the V<sub>SS</sub> pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V<sub>cc</sub> ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V<sub>cc</sub> value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### • Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

### PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V<sub>cc</sub> pin and the V<sub>ss</sub> pin to the power supply and ground outside the device. In addition, connect the current supply source to the V<sub>cc</sub> pin and the V<sub>ss</sub> pin and the V<sub>ss</sub> pin with low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu$ F between the V<sub>cc</sub> pin and the V<sub>ss</sub> pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### RSTX pin


Connect the RSTX pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RSTX pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The RSTX/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output can be enabled by the RSTOE bit of the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.


#### • C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>s</sub>. For the connection to a smoothing capacitor C<sub>s</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>s</sub> and the distance between C<sub>s</sub> and the V<sub>ss</sub> pin when designing the layout of a printed circuit board.





#### ■ BLOCK DIAGRAM (MB95200H Series)




### BLOCK DIAGRAM (MB95210H Series)

### ■ CPU CORE

• Memory Space

The memory space of the MB95200H/210H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95200H/210H Series are shown below. • Memory Maps



### ■ I/O MAP (MB95200H Series)

| Address           | Register abbreviation | Register name   | R/W   | Initial value         |
|-------------------|-----------------------|---|-------|-----------------------|
| 0000н             | PDR0                  | Port 0 data register  | R/W   | 0000000в              |
| <b>0001</b> н     | DDR0                  | Port 0 direction register                                   | R/W   | 0000000в              |
| 0002н             | PDR1                  | Port 1 data register  | R/W   | 0000000в              |
| 0003н             | DDR1                  | Port 1 direction register                                   | R/W   | 0000000в              |
| 0004н             | _                     | (Disabled)  | —     |                       |
| 0005н             | WATR                  | Oscillation stabilization wait time setting register        | R/W   | 11111111в             |
| 0006н             | —                     | (Disabled)  | —     |                       |
| 0007н             | SYCC                  | System clock control register                               | R/W   | XXXXXX11 <sub>B</sub> |
| <b>0008</b> H     | STBC                  | Standby control register                                    | R/W   | 00000XXX <sub>B</sub> |
| <b>0009</b> н     | RSRR                  | Reset source register                                       | R     | XXXXXXXXB             |
| <b>000А</b> н     | TBTC                  | Timebase timer control register                             | R/W   | 0000000в              |
| 000Bн             | WPCR                  | Watch prescaler control register                            | R/W   | 0000000в              |
| 000Сн             | WDTC                  | Watchdog timer control register                             | R/W   | 0000000в              |
| 000Dн             | SYCC2                 | System clock control register 2                             | R/W   | XX100011в             |
| <b>000E</b> H     |                       |   |       |                       |
| to                | —                     | (Disabled)  | —     | —                     |
| 0015H             |                       |   |       |                       |
| 0016 <sup>H</sup> | PDR6                  | Port 6 data register  | R/W   | 0000000в              |
| <b>0017</b> н     | DDR6                  | Port 6 direction register                                   | R/W   | 0000000в              |
| 0018⊦<br>to       |                       | (Dischled)  |       |                       |
| to<br>0027н       | _                     | (Disabled)  | _     |                       |
| 0028н             | PDRF                  | Port F data register  | R/W   | 0000000в              |
| <b>0029</b> н     | DDRF                  | Port F direction register                                   | R/W   | 0000000в              |
| <b>002А</b> н     | PDRG                  | Port G data register  | R/W   | 0000000в              |
| 002Bн             | DDRG                  | Port G direction register                                   | R/W   | 0000000в              |
| 002Cн             | PUL0                  | Port 0 pull-up register                                     | R/W   | 0000000в              |
| 002Dн             |                       |   |       |                       |
| to                | —                     | (Disabled)  | —     | —                     |
| 0034н             |                       |   |       |                       |
| 0035н             | PULG                  | Port G pull-up register                                     | R/W   | 0000000в              |
| 0036н             | T01CR1                | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W   | 0000000в              |
| 0037н             | T00CR1                | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W   | 0000000в              |
| 0038н             | T11CR1                | 8/16-bit composite timer 11 status control register 1 ch. 1 | R/W   | 0000000в              |
| 0039н             | T10CR1                | 8/16-bit composite timer 10 status control register 1 ch. 1 | R/W   | 0000000в              |
| 003Aн             |                       |   |       |                       |
| to<br>0048⊦       | —                     | (Disabled)  | —     | _                     |
| 0048н<br>0049н    | EIC10                 | External interrupt circuit control register ch. 2/ch. 3     | R/W   | 0000000в              |
| 00498             | EIGTU                 | Litema menupi circuit control register ch. 2/ch. 5          | n/ VV | UUUUUUB               |



| Address              | Register abbreviation | Register name   | R/W      | Initial value         |
|----------------------|-----------------------|---|----------|-----------------------|
| 004Ан                | EIC20                 | External interrupt circuit control register ch. 4/ch. 5           | R/W      | 0000000в              |
| 004Bн                | EIC30                 | External interrupt circuit control register ch. 6/ch. 7           | R/W      | 0000000в              |
| 004Сн<br>to<br>004Fн | _                     | (Disabled)  | _        | _                     |
| 0050н                | SCR                   | LIN-UART serial control register                                  | R/W      | 0000000в              |
| <b>0051</b> н        | SMR                   | LIN-UART serial mode register                                     | R/W      | 0000000в              |
| 0052н                | SSR                   | LIN-UART serial status register                                   | R/W      | 00001000в             |
| 0053н                | RDR/TDR               | LIN-UART receive/transmit data register                           | R/W      | 0000000в              |
| 0054н                | ESCR                  | LIN-UART extended status control register                         | R/W      | 00000100в             |
| 0055н                | ECCR                  | LIN-UART extended communication control register                  | R/W      | 000000XX <sub>B</sub> |
| 0056н<br>to<br>006Вн | _                     | (Disabled)  | _        | _                     |
| 006Сн                | ADC1                  | 8/10-bit A/D converter control register 1                         | R/W      | 0000000в              |
| 006Dн                | ADC2                  | 8/10-bit A/D converter control register 2                         | R/W      | 0000000в              |
| 006Eн                | ADDH                  | 8/10-bit A/D converter data register (Upper)                      | R/W      | 0000000в              |
| 006Fн                | ADDL                  | 8/10-bit A/D converter data register (Lower)                      | R/W      | 0000000в              |
| 0070н<br>to<br>0071н |                       | (Disabled)  | _        | _                     |
| 0072н                | FSR                   | Flash memory status register                                      | R/W      | 000Х000в              |
| 0073н<br>to<br>0075н | _                     | (Disabled)  | _        | _                     |
| 0076н                | WREN                  | Wild register address compare enable register                     | R/W      | 0000000в              |
| 0077н                | WROR                  | Wild register data test setting register                          | R/W      | 0000000в              |
| <b>0078</b> н        | _                     | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _        | _                     |
| 0079н                | ILR0                  | Interrupt level setting register 0                                | R/W      | 11111111 <sub>В</sub> |
| 007Ан                | ILR1                  | Interrupt level setting register 1                                | R/W      | 11111111              |
| 007Bн                | ILR2                  | Interrupt level setting register 2                                | R/W      | 11111111в             |
| 007Cн                | ILR3                  | Interrupt level setting register 3                                | R/W      | 11111111в             |
| 007Dн                | ILR4                  | Interrupt level setting register 4                                | R/W      | 11111111              |
| 007Eн                | ILR5                  | Interrupt level setting register 5                                | R/W      | 11111111в             |
| 007Fн                |                       | (Disabled)  | <b>—</b> | —                     |
| 0F80н                | WRARH0                | Wild register address setting register (Upper) ch. 0              | R/W      | 0000000в              |

| Address              | Register abbreviation | Register name  | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0F81н                | WRARL0                | Wild register address setting register (Lower) ch. 0             | R/W | 0000000в      |
| 0F82н                | WRDR0                 | Wild register data setting register ch. 0                        | R/W | 0000000в      |
| 0F83н                | WRARH1                | Wild register address setting register (Upper) ch. 1             | R/W | 0000000в      |
| 0F84н                | WRARL1                | Wild register address setting register (Lower) ch. 1             | R/W | 0000000в      |
| 0F85н                | WRDR1                 | Wild register data setting register ch. 1                        | R/W | 0000000в      |
| 0F86н                | WRARH2                | Wild register address setting register (Upper) ch. 2             | R/W | 0000000в      |
| 0F87н                | WRARL2                | Wild register address setting register (Lower) ch. 2             | R/W | 0000000в      |
| 0F88н                | WRDR2                 | Wild register data setting register ch. 2                        | R/W | 0000000в      |
| 0F89⊦<br>to<br>0F91⊦ | _                     | (Disabled)   | _   | _             |
| 0F92н                | T01CR0                | 8/16-bit composite timer 01 status control register 0 ch. 0      | R/W | 0000000в      |
| 0F93н                | T00CR0                | 8/16-bit composite timer 00 status control register 0 ch. 0      | R/W | 0000000в      |
| 0F94н                | T01DR                 | 8/16-bit composite timer 01 data register ch. 0                  | R/W | 0000000в      |
| 0F95н                | T00DR                 | 8/16-bit composite timer 00 data register ch. 0                  | R/W | 0000000в      |
| 0F96н                | TMCR0                 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 0000000в      |
| 0F97н                | T11CR0                | 8/16-bit composite timer 11 status control register 0 ch. 1      | R/W | 0000000в      |
| 0F98н                | T10CR0                | 8/16-bit composite timer 10 status control register 0 ch. 1      | R/W | 0000000в      |
| 0F99н                | T11DR                 | 8/16-bit composite timer 11 data register ch. 1                  | R/W | 0000000в      |
| 0 <b>F</b> 9Ан       | T10DR                 | 8/16-bit composite timer 10 data register ch. 1                  | R/W | 0000000в      |
| 0F9B⊦                | TMCR1                 | 8/16-bit composite timer 10/11 timer mode control register ch. 1 | R/W | 0000000в      |
| 0F9Cн<br>to<br>0FBBн | _                     | (Disabled)   | _   | _             |
| 0FBCH                | BGR1                  | LIN-UART baud rate generator register 1                          | R/W | 0000000в      |
| 0FBDH                | BGR0                  | LIN-UART baud rate generator register 0                          | R/W | 0000000в      |
| 0FBEн<br>to<br>0FC2н | _                     | (Disabled)   | _   | _             |
| 0FC3н                | AIDRL                 | A/D input disable register (Lower)                               | R/W | 0000000в      |
| 0FC4н<br>to<br>0FE3н | _                     | (Disabled)   | _   | _             |
| 0FE4н                | CRTH                  | Main CR clock trimming register (Upper)                          | R/W | 1XXXXXXXB     |
| 0FE5⊦                | CRTL                  | Main CR clock trimming register (Lower)                          | R/W | 000XXXXXB     |

#### (Continued)

| Address              | Register abbreviation | Register name                                | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FE6н<br>to<br>0FE7н | _                     | (Disabled)                                   | _   | _             |
| 0FE8⊦                | SYSC                  | System configuration register                | R/W | 11000011в     |
| 0FE9⊦                | CMCR                  | Clock monitoring control register            | R/W | ХХ00000в      |
| 0FEAH                | CMDR                  | Clock monitoring data register               | R/W | 0000000в      |
| 0FEBH                | WDTH                  | Watchdog timer selection ID register (Upper) | R/W | XXXXXXXXB     |
| 0FECH                | WDTL                  | Watchdog timer selection ID register (Lower) | R/W | XXXXXXXXB     |
| 0FEDH                | —                     | (Disabled)                                   |     | —             |
| 0FEEH                | ILSR                  | Input level select register                  | R/W | 0000000в      |
| 0FEFн<br>to<br>0FFF⊦ | _                     | (Disabled)                                   |     | _             |

• R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### • Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.

### ■ I/O MAP (MB95210H Series)

| Address       | Register abbreviation | Register name   | R/W | Initial value         |
|---------------|-----------------------|---|-----|-----------------------|
| 0000н         | PDR0                  | Port 0 data register  | R/W | 0000000в              |
| <b>0001</b> н | DDR0                  | Port 0 direction register                                   | R/W | 0000000в              |
| 0002н         | PDR1                  | Port 1 data register  | R/W | 0000000в              |
| 0003н         | DDR1                  | Port 1 direction register                                   | R/W | 0000000в              |
| <b>0004</b> н |                       | (Disabled)  | —   |                       |
| <b>0005</b> н | WATR                  | Oscillation stabilization wait time setting register        | R/W | 11111111в             |
| 0006н         |                       | (Disabled)  | —   |                       |
| 0007н         | SYCC                  | System clock control register                               | R/W | XXXXXX11 <sub>B</sub> |
| <b>0008</b> H | STBC                  | Standby control register                                    | R/W | 00000XXX <sub>B</sub> |
| <b>0009</b> н | RSRR                  | Reset source register                                       | R   | XXXXXXXXB             |
| <b>000А</b> н | TBTC                  | Timebase timer control register                             | R/W | 0000000в              |
| 000Bн         | WPCR                  | Watch prescaler control register                            | R/W | 0000000в              |
| 000Сн         | WDTC                  | Watchdog timer control register                             | R/W | 0000000в              |
| 000Dн         | SYCC2                 | System clock control register 2                             | R/W | XX100011 <sub>B</sub> |
| <b>000Е</b> н |                       |   |     |                       |
| to            | —                     | (Disabled)  | —   | —                     |
| 0015н         |                       |   |     |                       |
| <b>0016</b> н | —                     | (Disabled)  | —   | —                     |
| <b>0017</b> н | —                     | (Disabled)  | —   | —                     |
| 0018⊦         |                       | (Dischled)  |     |                       |
| to<br>0027н   |                       | (Disabled)  | _   | _                     |
| 0028н         | PDRF                  | Port F data register  | R/W | 0000000в              |
| <b>0029</b> н | DDRF                  | Port F direction register                                   | R/W | 0000000в              |
| <b>002А</b> н |                       | (Disabled)  |     |                       |
| 002Bн         |                       | (Disabled)  |     |                       |
| 002Cн         | PUL0                  | Port 0 pull-up register                                     | R/W | 0000000в              |
| 002DH         |                       |   | -   |                       |
| to            | _                     | (Disabled)  | _   | —                     |
| 0034н         |                       |   |     |                       |
| 0035н         | —                     | (Disabled)  | —   | —                     |
| 0036н         | T01CR1                | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W | 0000000в              |
| 0037н         | T00CR1                | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W | 0000000в              |
| 0038н         |                       | (Disabled)  |     | _                     |
| 0039н         |                       | (Disabled)  | —   | _                     |
| <b>003А</b> н |                       |   |     |                       |
| to            | —                     | (Disabled)  | -   | —                     |
| 0048H         |                       |   |     |                       |
| <b>0049</b> н | —                     | (Disabled)  | -   | —                     |



| Address              | Register abbreviation | Register name   | R/W | Initial value |
|----------------------|-----------------------|---|-----|---------------|
| 004 <b>А</b> н       | EIC20                 | External interrupt circuit control register ch. 4                 | R/W | 0000000в      |
| 004Bн                | EIC30                 | External interrupt circuit control register ch. 6                 | R/W | 0000000в      |
| 004Сн                |                       |   |     |               |
| to                   | —                     | (Disabled)  | —   | —             |
| 004Fн                |                       |   |     |               |
| <b>0050</b> н        | —                     | (Disabled)  | —   | —             |
| <b>0051</b> н        | —                     | (Disabled)  | —   | —             |
| <b>0052</b> н        |                       | (Disabled)  | —   | —             |
| 0053н                |                       | (Disabled)  |     | —             |
| <b>0054</b> н        | —                     | (Disabled)  | —   | —             |
| 0055н                |                       | (Disabled)  | —   |               |
| 0056н<br>to<br>006Вн | _                     | (Disabled)  | _   | _             |
| <b>006С</b> н        | ADC1                  | 8/10-bit A/D converter control register 1                         | R/W | 0000000в      |
| 006Dн                | ADC2                  | 8/10-bit A/D converter control register 2                         | R/W | 0000000в      |
| <b>006Е</b> н        | ADDH                  | 8/10-bit A/D converter data register (Upper)                      | R/W | 0000000в      |
| 006Fн                | ADDL                  | 8/10-bit A/D converter data register (Lower)                      | R/W | 0000000в      |
| 0070н<br>to<br>0071н | _                     | (Disabled)  | _   | _             |
| 0072н                | FSR                   | Flash memory status register                                      | R/W | 000Х000в      |
| 0073н<br>to<br>0075н | _                     | (Disabled)  | _   | _             |
| <b>0076</b> н        | WREN                  | Wild register address compare enable register                     | R/W | 0000000в      |
| <b>0077</b> н        | WROR                  | Wild register data test setting register                          | R/W | 0000000в      |
| 0078н                | —                     | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _   | —             |
| <b>0079</b> н        | ILR0                  | Interrupt level setting register 0                                | R/W | 11111111в     |
| 007Ан                | ILR1                  | Interrupt level setting register 1                                | R/W | 11111111в     |
| 007Вн                | —                     | (Disabled)  | 1 - | —             |
| 007Cн                | —                     | (Disabled)  | —   |               |
| 007Dн                | ILR4                  | Interrupt level setting register 4                                | R/W | 11111111в     |
| 007Eн                | ILR5                  | Interrupt level setting register 5                                | R/W | 11111111в     |
| <b>007F</b> н        |                       | (Disabled)  | 1 — |               |
| 0F80н                | WRARH0                | Wild register address setting register (Upper) ch. 0              | R/W | 0000000в      |
| 0F81н                | WRARL0                | Wild register address setting register (Lower) ch. 0              | R/W | 0000000в      |
| 0F82н                | WRDR0                 | Wild register data setting register ch. 0                         | R/W | 0000000в      |

| Address              | Register abbreviation | Register name  | R/W | Initial value         |
|----------------------|-----------------------|--|-----|-----------------------|
| 0F83н                | WRARH1                | Wild register address setting register (Upper) ch. 1             | R/W | 0000000в              |
| 0F84н                | WRARL1                | Wild register address setting register (Lower) ch. 1             | R/W | 0000000в              |
| 0F85н                | WRDR1                 | Wild register data setting register ch. 1                        | R/W | 0000000в              |
| 0F86н                | WRARH2                | Wild register address setting register (Upper) ch. 2             | R/W | 0000000в              |
| 0F87н                | WRARL2                | Wild register address setting register (Lower) ch. 2             | R/W | 0000000в              |
| 0F88н                | WRDR2                 | Wild register data setting register ch. 2                        | R/W | 0000000в              |
| 0F89н<br>to<br>0F91н | _                     | (Disabled)   | _   | _                     |
| 0F92н                | T01CR0                | 8/16-bit composite timer 01 status control register 0 ch. 0      | R/W | 0000000в              |
| 0F93н                | T00CR0                | 8/16-bit composite timer 00 status control register 0 ch. 0      | R/W | 0000000в              |
| 0F94н                | T01DR                 | 8/16-bit composite timer 01 data register ch. 0                  | R/W | 0000000в              |
| 0F95н                | T00DR                 | 8/16-bit composite timer 00 data register ch. 0                  | R/W | 0000000в              |
| 0F96н                | TMCR0                 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 0000000в              |
| 0F97н                | —                     | (Disabled)   | _   | —                     |
| 0F98н                | —                     | (Disabled)   | _   | —                     |
| 0F99н                |                       | (Disabled)   | _   | —                     |
| 0F9Aн                | —                     | (Disabled)   | _   | —                     |
| 0F9Bн                | —                     | (Disabled)   | _   | —                     |
| 0F9Cн<br>to<br>0FBBн | _                     | (Disabled)   | _   | _                     |
| 0FBCH                | —                     | (Disabled)   | _   | —                     |
| 0FBDH                | —                     | (Disabled)   | _   | —                     |
| 0FBEн<br>to<br>0FC2н | _                     | (Disabled)   | _   | _                     |
| 0FC3н                | AIDRL                 | A/D input disable register (Lower)                               | R/W | 0000000в              |
| 0FC4н<br>to<br>0FE3⊦ | _                     | (Disabled)   | _   | _                     |
| 0FE4H                | CRTH                  | Main CR clock trimming register (Upper)                          | R/W | 1XXXXXXX <sub>B</sub> |
| 0FE5H                | CRTL                  | Main CR clock trimming register (Lower)                          | R/W | 000XXXXX <sub>B</sub> |
| 0FE6н<br>to<br>0FE7н | _                     | (Disabled)   | _   | —                     |
| 0FE8⊦                | SYSC                  | System configuration register                                    | R/W | 11000011в             |

#### (Continued)

| Address              | Register abbreviation | Register name                                | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FE9⊦                | CMCR                  | Clock monitoring control register            | R/W | ХХ00000в      |
| 0FEAH                | CMDR                  | Clock monitoring data register               | R/W | 0000000в      |
| 0FEBH                | WDTH                  | Watchdog timer selection ID register (Upper) | R/W | XXXXXXX       |
| 0FECH                | WDTL                  | Watchdog timer selection ID register (Lower) | R/W | XXXXXXX       |
| 0FEDH                | _                     | (Disabled)                                   |     | —             |
| 0FEEH                | ILSR                  | Input level select register                  | R/W | 0000000в      |
| 0FEFн<br>to<br>0FFFн | _                     | (Disabled)                                   | _   | _             |

• R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### • Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.

### ■ INTERRUPT SOURCE TABLE (MB95200H Series)

|   |                                | Vector tab        | le address    |  | Priority order of   |
|---|--------------------------------|-------------------|---------------|--|---|
| Interrupt source                          | Interrupt<br>request<br>number | Upper             | Lower         | Bit name of<br>interrupt level<br>setting register | interrupt sourc-<br>es of the same<br>level (occurring<br>simultaneously) |
| External interrupt ch. 4                  | IRQ0                           | <b>FFFA</b> H     | <b>FFFB</b> H | L00 [1:0]  | High  |
| External interrupt ch. 5                  | IRQ1                           | FFF8⊦             | FFF9⊦         | L01 [1:0]  |   |
| External interrupt ch. 2                  | IRQ2                           | FFF6⊦             | FFF7H         | L02 [1:0]  |   |
| External interrupt ch. 6                  | IIIQZ                          | TTTOH             | 11178         | L02 [1.0]  |   |
| External interrupt ch. 3                  | IRQ3                           | FFF4 <sub>H</sub> | FFF5H         |  |   |
| External interrupt ch. 7                  |                                | ГГГ4Н             | ГГГЭН         | L03 [1:0]  |   |
| —   | IRQ4                           | FFF2H             | FFF3H         | L04 [1:0]  |   |
| 8/16-bit composite timer ch. 0<br>(Lower) | IRQ5                           | FFF0H             | FFF1⊦         | L05 [1:0]  |   |
| 8/16-bit composite timer ch. 0<br>(Upper) | IRQ6                           | FFEEH             | FFEFH         | L06 [1:0]  |   |
| LIN-UART (reception)                      | IRQ7                           | <b>FFEC</b> H     | FFEDH         | L07 [1:0]  |   |
| LIN-UART (transmission)                   | IRQ8                           | FFEAH             | <b>FFEB</b> H | L08 [1:0]  |   |
| —   | IRQ9                           | FFE8H             | FFE9н         | L09 [1:0]  |   |
| —   | IRQ10                          | FFE6H             | FFE7н         | L10 [1:0]  |   |
| —   | IRQ11                          | FFE4H             | FFE5H         | L11 [1:0]  |   |
| —   | IRQ12                          | FFE2H             | FFE3H         | L12 [1:0]  |   |
|   | IRQ13                          | FFE0H             | FFE1H         | L13 [1:0]  |   |
| 8/16-bit composite timer ch. 1<br>(Upper) | IRQ14                          | FFDEH             | FFDFH         | L14 [1:0]  |   |
| —   | IRQ15                          | FFDC <sub>H</sub> | FFDDH         | L15 [1:0]  |   |
|   | IRQ16                          | <b>FFDA</b> H     | <b>FFDB</b> H | L16 [1:0]  |   |
| —   | IRQ17                          | FFD8н             | FFD9н         | L17 [1:0]  |   |
| 8/10-bit A/D converter                    | IRQ18                          | FFD6н             | FFD7н         | L18 [1:0]  |   |
| Timebase timer                            | IRQ19                          | FFD4н             | FFD5H         | L19 [1:0]  |   |
| Watch prescaler                           | IRQ20                          | FFD2H             | FFD3H         | L20 [1:0]  |   |
| —   | IRQ21                          | FFD0н             | FFD1н         | L21 [1:0]  |   |
| 8/16-bit composite timer ch. 1<br>(Lower) | IRQ22                          | FFCEH             | FFCFH         | L22 [1:0]  | ▼   |
| Flash memory                              | IRQ23                          | FFCCH             | FFCDH         | L23 [1:0]  | Low   |

### ■ INTERRUPT SOURCE TABLE (MB95210H Series)

| [   |                                | Vector tab        | le address        |  | Priority order of   |  |
|---|--------------------------------|-------------------|-------------------|--|---|--|
| Interrupt source                          | Interrupt<br>request<br>number | request           |                   | Bit name of<br>interrupt level<br>setting register | interrupt sourc-<br>es of the same<br>level (occurring<br>simultaneously) |  |
| External interrupt ch. 4                  | IRQ0                           | <b>FFFA</b> H     | <b>FFFB</b> H     | L00 [1:0]  | High  |  |
|   | IRQ1                           | FFF8н             | FFF9н             | L01 [1:0]  |   |  |
| —<br>External interrupt ch. 6             | IRQ2                           | FFF6⊦             | FFF7 <sub>H</sub> | L02 [1:0]  |   |  |
| -   | IRQ3                           | FFF4⊦             | FFF5⊦             | L03 [1:0]  |   |  |
|   | IRQ4                           | FFF2H             | FFF3H             | L04 [1:0]  |   |  |
| 8/16-bit composite timer ch. 0<br>(Lower) | IRQ5                           | FFF0H             | FFF1⊦             | L05 [1:0]  |   |  |
| 8/16-bit composite timer ch. 0<br>(Upper) | IRQ6                           | FFEEH             | FFEFH             | L06 [1:0]  |   |  |
| —   | IRQ7                           | FFEC <sub>H</sub> | FFED <sub>H</sub> | L07 [1:0]  |   |  |
| _   | IRQ8                           | <b>FFEA</b> H     | <b>FFEB</b> H     | L08 [1:0]  |   |  |
|   | IRQ9                           | FFE8⊦             | FFE9н             | L09 [1:0]  |   |  |
|   | IRQ10                          | FFE6H             | FFE7H             | L10 [1:0]  |   |  |
|   | IRQ11                          | FFE4H             | FFE5H             | L11 [1:0]  |   |  |
|   | IRQ12                          | FFE2H             | FFE3H             | L12 [1:0]  |   |  |
|   | IRQ13                          | FFE0H             | FFE1H             | L13 [1:0]  |   |  |
|   | IRQ14                          | FFDEH             | <b>FFDF</b> H     | L14 [1:0]  |   |  |
|   | IRQ15                          | FFDC <sub>H</sub> | FFDDH             | L15 [1:0]  |   |  |
|   | IRQ16                          | <b>FFDA</b> H     | FFDBH             | L16 [1:0]  |   |  |
|   | IRQ17                          | FFD8H             | FFD9н             | L17 [1:0]  |   |  |
| 8/10-bit A/D converter                    | IRQ18                          | FFD6н             | FFD7н             | L18 [1:0]  |   |  |
| Timebase timer                            | IRQ19                          | FFD4H             | FFD5H             | L19 [1:0]  |   |  |
| Watch prescaler                           | IRQ20                          | FFD2H             | FFD3H             | L20 [1:0]  |   |  |
| _   | IRQ21                          | FFD0н             | FFD1н             | L21 [1:0]  |   |  |
| _   | IRQ22                          | FFCEH             | FFCFH             | L22 [1:0]  | ▼   |  |
| Flash memory                              | IRQ23                          | FFCC <sub>H</sub> | FFCDH             | L23 [1:0]  | Low   |  |

### ■ ELECTRICAL CHARACTERISTICS


### 1. Absolute Maximum Ratings

| Devenueter                                | Oursela a l    | Rating  |         | 11   | Demerke  |  |  |
|---|----------------|---------|---------|------|--|--|--|
| Parameter                                 | Symbol         | Min     | Max     | Unit | Remarks  |  |  |
| Power supply voltage*1                    | Vcc            | Vss-0.3 | Vss+6   | V    |  |  |  |
| l   | VI1            | Vss-0.3 | Vcc+0.3 | V    | Other than PF2*2   |  |  |
| Input voltage*1                           | Vı2            | Vss-0.3 | 10.5    | V    | PF2  |  |  |
| Output voltage*1                          | Vo             | Vss-0.3 | Vss+6   | V    | *2   |  |  |
| Maximum clamp current                     |                | -2      | +2      | mA   | Applicable to pins listed in *3  |  |  |
| Total maximum clamp current               | $\Sigma$       | —       | 20      | mA   | Applicable to pins listed in *3  |  |  |
| "L" level maximum                         | IOL1           |         | 15      | m 4  | Other than P05, P06, P62 and P63*4   |  |  |
| output current                            | OL2            |         | 15      | mA   | P05, P06, P62 and P63*4  |  |  |
| "L" level average current                 | Iolav1         |         | 4       | - mA | Other than P05, P06, P62 and P63 <sup>*4</sup><br>Average output current =<br>operating current × operating ratio<br>(1 pin) |  |  |
| L level average current                   | Iolav2         |         | 12      |      | P05, P06, P62 and P63 <sup>*4</sup><br>Average output current =<br>operating current × operating ratio<br>(1 pin)            |  |  |
| "L" level total maximum output current    | $\Sigma$ Iol   | _       | 100     | mA   |  |  |  |
| "L" level total average output current    | $\Sigma$ Iolav | —       | 50      | mA   | Total average output current =<br>operating current × operating ratio<br>(Total number of pins)                              |  |  |
| "H" level maximum                         | Іон1           |         | -15     |      | Other than P05, P06, P62 and P63*4   |  |  |
| output current                            | Іон2           |         | -15     | - mA | P05, P06, P62 and P63*4  |  |  |
| "H" level average                         | Iohav1         |         | -4      | - mA | Other than P05, P06, P62 and P63 <sup>*4</sup><br>Average output current =<br>operating current × operating ratio<br>(1 pin) |  |  |
| current                                   | Iohav2         |         | -8      |      | P05, P06, P62 and P63 <sup>*4</sup><br>Average output current =<br>operating current × operating ratio<br>(1 pin)            |  |  |
| "H" level total maximum<br>output current | ΣІон           |         | -100    | mA   |  |  |  |
| "H" level total average output current    | ΣΙοήαν         | _       | -50     | mA   | Total average output current =<br>operating current × operating ratio<br>(Total number of pins)                              |  |  |
| Power consumption                         | Pd             | —       | 320     | mW   |  |  |  |
| Operating temperature                     | Та             | -40     | +85     | °C   |  |  |  |
| Storage temperature                       | Tstg           | -55     | +150    | °C   |  |  |  |



\*1: The parameter is based on  $V_{SS} = 0.0 V$ .

- \*2: V<sub>I</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub>+0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00 to P03, P07, P62 to P64, PG1, PG2, PF0 and PF1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.)
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current of stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit:



- \*4: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.
- WARNING: A semiconductor device may be damaged by applying stress (voltage, current, temperature, etc.) in excess of the absolute maximum rating. Therefore, ensure that not a single parameter exceeds its absolute maximum rating.


| Parameter           | Symbol | Va                  | lue               | Unit | Bom                          | arks                     |
|---------------------|--------|---------------------|-------------------|------|------------------------------|--------------------------|
| Falameter           | Symbol | Min                 | Мах               | Unit |                              | iai ko                   |
|                     |        | 2.4 <sup>*1*2</sup> | 5.5* <sup>1</sup> |      | In normal operation          | Other than on-chip debug |
| Power supply        | Vcc    | 2.3                 | 5.5               | v    | Hold condition in stop mode  | mode                     |
| voltage             | VCC    | 2.9                 | 5.5               |      | In normal operation          | On-chip debug mode       |
|                     |        | 2.3                 | 5.5               |      | Hold condition in stop mode  |                          |
| Smoothing capacitor | Cs     | 0.022               | 1                 | μF   | *3                           |                          |
| Operating           | Ta     | -40                 | +85               | °C   | Other than on-chip debug fur | nction                   |
| temperature         | IA     | +5                  | +35               |      | On-chip debug function       |                          |

#### 2. Recommended Operating Conditions

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.



# WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the electrical characteristics of the device are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact sales representatives beforehand.

(Vss=0.0 V)

#### 3. DC Characteristics

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

| <b>_</b>   |        | <b>D</b> .  | <b>o</b>         |         | Value |         |      | Remarks  |  |
|--|--------|---|------------------|---------|-------|---------|------|--|--|
| Parameter  | Symbol | Pin name  | Condition        | Min     | Тур   | Max     | Unit |  |  |
|  | Vіні   | P04   | *1               | 0.7 Vcc | _     | Vcc+0.3 | V    | When CMOS input<br>level (hysteresis<br>input) is selected |  |
| "H" level<br>input voltage                             | Vihs   | P00 to P07,<br>P12,<br>P62 to P64,<br>PF0 to PF1,<br>PG1 to PG2               | *1               | 0.8 Vcc |       | Vcc+0.3 | V    | Hysteresis input   |  |
|  | VIHM   | PF2   | —                | 0.7 Vcc |       | 10.5    | V    | Hysteresis input*5   |  |
|  | Vı∟    | P04   | *1               | Vss-0.3 | _     | 0.3 Vcc | V    | When CMOS input<br>level (hysteresis<br>input) is selected |  |
| "L" level<br>input voltage                             | V⊫s    | P00 to P07,<br>P12,<br>P62 to P64,<br>PF0 to PF1,<br>PG1 to PG2               | *1               | Vss-0.3 | _     | 0.2 Vcc | V    | Hysteresis input   |  |
|  | VILM   | PF2   |                  | Vss-0.3 | —     | 0.3 Vcc | V    | Hysteresis input   |  |
| Open-drain<br>output<br>application<br>voltage         | VD     | PF2, P12  | _                | Vss-0.3 | _     | Vss+5.5 | v    |  |  |
| "H" level<br>output                                    | Voh1   | Output pins<br>other than P05,<br>P06, P62, P63,<br>PF2 and P12 <sup>-2</sup> | Іон = -4 mA      | Vcc-0.5 | _     | _       | v    |  |  |
| voltage  | Voh2   | P05, P06, P62,<br>P63 <sup>-2</sup>   | Іон = -8 mA      | Vcc-0.5 | _     | _       | V    |  |  |
| "L" level<br>output<br>voltage                         | Vol1   | Output pins<br>other than P05,<br>P06, P62 and<br>P63 <sup>+2</sup>           | lo∟ = 4 mA       | _       |       | 0.4     | v    |  |  |
| vollaye  | Vol2   | P05, P06, P62,<br>P63 <sup>*2</sup>   | lo∟ = 2 mA       | _       | _     | 0.4     | V    |  |  |
| Input leak<br>current (Hi-Z<br>output leak<br>current) | lu     | All input pins  | 0.0 V < VI < Vcc | -5      | _     | +5      | μA   | When pull-up<br>resistance is<br>disabled                  |  |
| Pull-up<br>resistance                                  | Rpull  | P00 to P07,<br>PG1, PG2 <sup>-3</sup>   | V1 = 0 V         | 25      | 50    | 100     | kΩ   | When pull-up<br>resistance is<br>enabled                   |  |

| Deveneter                                | Cumhal | Pin name                             | Condition  |     | Value | •    | 11   | Remarks  |
|--|--------|--------------------------------------|--|-----|-------|------|------|--|
| Parameter                                | Symbol | Pin name                             | Condition  | Min | Тур   | Max  | Unit | Remarks  |
| Input<br>capacitance                     | CIN    | Other than Vcc<br>and Vss            | f = 1 MHz  | _   | 5     | 15   | pF   |  |
|  |        |                                      | Vcc = 5.5 V<br>Fcн = 32 MHz  | _   | 13    | 17   | mA   | Flash memory<br>product (except<br>writing and<br>erasing) |
|  | Icc    |                                      | F <sub>MP</sub> = 16 MHz<br>Main clock mode<br>(divided by 2)  | _   | 33.5  | 39.5 | mA   | Flash memory<br>product (at writing<br>and erasing)        |
|  |        |                                      |  |     | 15    | 21   | mA   | At A/D conversion  |
|  | Iccs   | Vcc<br>(External clock<br>operation) | $V_{CC} = 5.5 V$<br>$F_{CH} = 32 MHz$<br>$F_{MP} = 16 MHz$<br>Main sleep mode<br>(divided by 2)  | _   | 5.5   | 9    | mA   |  |
| Power<br>supply<br>current <sup>*4</sup> | lcc∟   |                                      | $V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25 \text{ °C}$                | _   | 65    | 153  | μA   |  |
|  | Iccls  |                                      | $V_{CC} = 5.5 V$<br>$F_{CL} = 32 \text{ kHz}$<br>$F_{MPL} = 16 \text{ kHz}$<br>Subsleep mode<br>(divided by 2)<br>$T_{A} = +25 \text{ °C}$ | _   | 10    | 84   | μA   |  |
|  | Ісст   |                                      | $V_{CC} = 5.5 V$<br>$F_{CL} = 32 kHz$<br>Watch mode<br>Main stop mode<br>$T_A = +25^{\circ}C$  | _   | 5     | 30   | μA   | Continued  |

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

| Deremeter                    | Symbol | Pin name                             | Condition  |     | Value |      |      | Remarks   |
|------------------------------|--------|--------------------------------------|--|-----|-------|------|------|---|
| Parameter                    | Symbol | Fin name                             | Condition  | Min | Тур   | Max  | Unit | neillaiks                                       |
|                              | Іссмся | Vcc<br>(External clock<br>operation) | $V_{CC} = 5.5 V$<br>$F_{CRH} = 10 MHz$<br>$F_{MP} = 10 MHz$<br>Main CR clock<br>mode         |     | 8.6   | _    | mA   |   |
|                              | ICCSCR |                                      | $V_{CC} = 5.5 V$<br>Sub-CR clock<br>mode<br>(divided by 2)<br>$T_A = +25 \ ^{\circ}C$        | _   | 110   | 410  | μΑ   |   |
|                              | Ісстѕ  |                                      | $V_{CC} = 5.5 V$<br>$F_{CH} = 32 MHz$<br>Timebase timer<br>mode<br>$T_A = +25 \ ^{\circ}C$   | _   | 1.1   | 3    | mA   |   |
| Power<br>supply<br>current*4 | Іссн   |                                      | $V_{CC} = 5.5 V$<br>Substop mode<br>$T_A = +25 \ ^{\circ}C$                                  | _   | 3.5   | 22.5 | μA   | Main stop mode<br>for single clock<br>selection |
|                              | Ilvd   |                                      | Current<br>consumption for<br>low-voltage<br>detection circuit<br>only                       | _   | 37    | 54   | μA   |   |
|                              | Ісвн   |                                      | Current<br>consumption for<br>the internal main<br>CR oscillator                             | _   | 0.5   | 0.6  | mA   |   |
|                              | ICRL   |                                      | Current<br>consumption for<br>the internal sub-CR<br>oscillator<br>oscillating at<br>100 kHz |     | 20    | 72   | μΑ   |   |

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

\*1: The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

\*2: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

\*3: P00 to P03, P07, PG1 and PG2 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

- \*4:• The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to a specified value. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics: (1) Clock Timing" for FCH and FCL.
  - See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.
- \*5: PF2 act as high voltage supply for the flash memory during program and erase. It can tolerate high voltage input. For details, see section "6. Flash Memory Program/Erase Characteristics".

### 4. AC Characteristics

### (1) Clock Timing

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T\_A = -40 ^{\circ}C to +85  $^{\circ}C$ )


| Devenueter                 | O week al     |                 | O a maliti a m |       | Value  |       | 11   | Demerica   |  |
|----------------------------|---------------|-----------------|----------------|-------|--------|-------|------|--|--|
| Parameter                  | Symbol        | Pin name        | Condition      | Min   | Тур    | Max   | Unit | Remarks  |  |
|                            |               | X0, X1          | _              | 1     |        | 16.25 | MHz  | When the main oscillation circuit is used  |  |
|                            | Fсн           | X0              | X1 open        | 1     | _      | 12    | MHz  |  |  |
|                            | ГСН           | X0, X1          | *              |       |        |       |      | When the main external   |  |
|                            |               | HCLK1,<br>HCLK2 | _              | 1     | _      | 32.5  | MHz  | clock is used  |  |
|                            |               |                 |                | 9.7   | 10     | 10.3  | MHz  | When the main CR clock is  |  |
|                            |               |                 |                | 7.76  | 8      | 8.24  | MHz  | <b>used</b><br>3.3 V $\leq$ Vcc $\leq$ 5.5 V(-40 °C $\leq$ T <sub>A</sub> $\leq$ 40 °C)  |  |
|                            |               | _               |                | 0.97  | 1      | 1.03  | MHz  | $2.4 \text{ V} \le \text{Vcc} \le 3.3 \text{ V}(-40 \text{ C} \le 1.4 \le 40 \text{ C})$ |  |
|                            |               |                 |                | 9.55  | 10     | 10.45 | MHz  | When the main CR clock is  |  |
| Clock frequency            | Fсян          |                 |                | 7.64  | 8      | 8.36  | MHz  | used   |  |
|                            |               |                 |                | 0.955 | 1      | 1.045 | MHz  | 3.3 V $\leq$ Vcc $\leq$ 5.5 V (40 °C $<$ T <sub>A</sub> $\leq$ 85 °C                     |  |
|                            |               |                 |                | 9.5   | 10     | 10.5  | MHz  | When the main CR clock is  |  |
|                            |               |                 |                | 7.6   | 8      | 8.4   | MHz  | used<br>2.4 V ≤ Vcc < 3.3 V  |  |
|                            |               |                 |                | 0.95  | 1      | 1.05  | MHz  | $(-40 \ ^{\circ}C \le T_{A} < 0 \ ^{\circ}C, 40 \ ^{\circ}C < T_{A} \le 85 \ ^{\circ}C)$ |  |
|                            | Fc∟ X         | X0A, X1A        |                | _     | 32.768 | _     | kHz  | When the sub oscillation circuit is used   |  |
|                            |               |                 |                | _     | 32.768 | _     | kHz  | When the sub-external<br>clock is used   |  |
|                            | FCRL          | _               | _              | 50    | 100    | 200   | kHz  | When the sub-CR clock is used  |  |
|                            |               | X0, X1          | _              | 61.5  |        | 1000  | ns   | When the main oscillation circuit is used  |  |
|                            | <b>+</b>      | X0              | X1 open        | 83.4  | _      | 1000  | ns   |  |  |
| Clock cycle time           | <b>t</b> HCYL | X0, X1          | *              |       |        |       |      | When the external clock is   |  |
|                            |               | HCLK1,<br>HCLK2 | _              | 30.8  | _      | 1000  | ns   | used   |  |
|                            | <b>t</b> LCYL | X0A, X1A        | _              | _     | 30.5   |       | μs   | When the subclock is used  |  |
|                            |               | X0              | X1 open        | 33.4  | —      | —     | ns   |  |  |
|                            | twH1          | X0, X1          | *              |       |        |       |      | When the external clock is   |  |
| Input clock pulse<br>width | tw∟ı          | HCLK1,<br>HCLK2 |                | 12.4  | —      | _     | ns   | used, the duty ratio should range between 40% and  |  |
|                            | twн₂<br>tw∟₂  | X0A             | —              |       | 15.2   | _     | μs   | 60%.   |  |

### (Continued)

| (Vcc = 2.4 V | ' to 5.5 V, Vss = | : 0.0 V, T <sub>A</sub> = -40°0 | C to +85°C) |
|--------------|-------------------|---------------------------------|-------------|
|--------------|-------------------|---------------------------------|-------------|

| Parameter          | Symbol         | Pin name        | Condition - |     | Value |     | Unit | Remarks                        |
|--------------------|----------------|-----------------|-------------|-----|-------|-----|------|--------------------------------|
| Farameter          | Symbol         |                 |             | Min | Тур   | Max | Unit | Temarks                        |
|                    |                | X0              | X1 open     | _   | _     | 5   | ns   |                                |
| Input clock rise   | <b>t</b> CR    | X0, X1          | *           |     |       | 5   | ns   | When the external clock is     |
| time and fall time | <b>t</b> c⊧    | HCLK1,<br>HCLK2 |             | —   | —     |     |      | used                           |
| CR oscillation     | tсвнык         | —               | _           |     | _     | 80  | μs   | When the main CR clock is used |
| start time         | <b>t</b> CRLWK | —               | _           | _   | _     | 10  | μs   | When the sub-CR clock is used  |

\*: The external clock signal is input to X0 and the inverted external clock signal to X1.



#### (2) Source Clock/Machine Clock

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

| Deremeter   | Symbol | Pin  |        | Value  |        | Unit | Remarks  |
|---|--------|------|--------|--------|--------|------|--|
| Parameter   | Symbol | name | Min    | Тур    | Max    | Unit | Remarks  |
|   |        |      | 61.5   | _      | 2000   | ns   | When the main external clock is used<br>Min: $F_{CH} = 32.5$ MHz, divided by 2<br>Max: $F_{CH} = 1$ MHz, divided by 2            |
| Source clock<br>cycle time*1                          | tsclк  | _    | 100    | _      | 1000   | ns   | When the main CR clock is used<br>Min: Fcвн = 10 MHz<br>Max: Fcвн = 1 MHz  |
|   |        |      |        | 61     |        | μs   | When the sub-CR clock is used $F_{CL} = 32.768 \text{ kHz}$ , divided by 2   |
|   |        |      | _      | 20     | _      | μs   | When the sub-oscillation clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2  |
|   | Fsp    |      | 0.5    |        | 16.25  | MHz  | When the main oscillation clock is used  |
| Source clock  | 1 5P   |      | 1      | _      | 10     | MHz  | When the main CR clock is used   |
| frequency   |        | —    |        | 16.384 |        | kHz  | When the sub-oscillation clock is used   |
|   | FSPL   |      | _      | 50     | _      | kHz  | When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2   |
|   |        |      | 61.5   | _      | 32000  | ns   | When the main oscillation clock is used<br>Min: $F_{SP} = 16.25$ MHz, no division<br>Max: $F_{SP} = 0.5$ MHz, divided by 16      |
| Machine clock<br>cycle time* <sup>2</sup><br>(minimum | tmclk  |      | 100    |        | 16000  | ns   | When the main CR clock is used<br>Min: $F_{SP} = 10 \text{ MHz}$<br>Max: $F_{SP} = 1 \text{ MHz}$ , divided by 16                |
| instruction<br>execution time)                        | IMCLK  |      | 61     | _      | 976.5  | μs   | When the sub-oscillation clock is used<br>Min: $F_{SPL} = 16.384$ kHz, no division<br>Max: $F_{SPL} = 16.384$ kHz, divided by 16 |
|   |        |      | 20     |        | 320    | μs   | When the sub-CR clock is used<br>Min: $F_{SPL} = 50$ kHz, no division<br>Max: $F_{SPL} = 50$ kHz, divided by 16                  |
|   | Емр    |      | 0.031  | —      | 16.25  | MHz  | When the main oscillation clock is used  |
| Machine clock   | IMP    |      | 0.0625 | —      | 10     | MHz  | When the main CR clock is used   |
| frequency   |        |      | 1.024  | —      | 16.384 | kHz  | When the sub-oscillation clock is used   |
| nequency  | Fmpl   |      | 3.125  |        | 50     | kHz  | When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$  |

\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). In addition, a source clock can be selected from the following.

Main clock divided by 2

Main CR clock


Subclock divided by 2

• Sub-CR clock divided by 2

### (Continued)

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16



0 0 V T

4000 to 0500)

#### (3) External Reset


|                            |        |  | Vcc = 5.0 | V±10% | $h_{0}$ , Vss = 0.0 V, $I_{A}$ = -40°C to +85°C)                            |  |
|----------------------------|--------|--|-----------|-------|---|--|
| Parameter                  | Symbol | Value                                    |           | Unit  | Remarks   |  |
|                            | Symbol | Min                                      | Max       | Unit  |   |  |
|                            |        | 2 tmclk*1                                | _         | ns    | In normal operation   |  |
| RSTX "L" level pulse width | trs⊤∟  | Oscillation time of the oscillator*2+100 | _         | μs    | In stop mode, subclock mode,<br>sub-sleep mode, watch mode,<br>and power on |  |
|                            |        | 100                                      |           | μs    | In timebase timer mode  |  |

**^ /** 

F 0 1/1 100/ 1/

\*1: See "(2) Source Clock/Machine Clock" for tMCLK.


\*2: The oscillation time of an oscillator is the time that the amplitude reaches 90%. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



#### (4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Parameter                | Symbol Condition |           | Val | lue | Unit | Remarks                  |  |
|--------------------------|------------------|-----------|-----|-----|------|--------------------------|--|
| Falameter                | Symbol           | Condition | Min | Max | Unit | nenial N3                |  |
| Power supply rising time | tR               | _         | —   | 50  | ms   |                          |  |
| Power supply cutoff time | toff             |           | 1   | —   | ms   | Wait time until power-on |  |




#### (5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Parameter                        | Symbol | Pin name                               | Va                            | Unit |      |
|----------------------------------|--------|--|-------------------------------|------|------|
| Faranieter                       | Symbol | Finnanie                               | Min                           | Max  | Onit |
| Peripheral input "H" pulse width | tiliн  | INT02 to INT07, EC0, EC1 <sup>*2</sup> | 2 <b>t</b> MCLK <sup>*1</sup> | _    | ns   |
| Peripheral input "L" pulse width | tініL  | $\frac{1}{10}$                         | 2 <b>t</b> MCLK <sup>*1</sup> | _    | ns   |

\*1: See "(2) Source Clock/Machine Clock" for tmclk.

\*2: INT02, INT03, INT05, INT07 and EC1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.



#### (6) LIN-UART Timing (Available in MB95F204H/F203H/F202H/F204K/F203K/F202K only)


Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)  $(V_{CC} = 5.0 V \pm 10\%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 


| Deremeter                                      | Symbol          | Din nomo | Condition                                 | Va                                | Unit                              |    |
|--|-----------------|----------|---|-----------------------------------|-----------------------------------|----|
| Parameter                                      | Symbol Pin name |          | Condition                                 | Min                               | Min Max                           |    |
| Serial clock cycle time                        | tscyc           | SCK      |   | 5 tмськ* <sup>3</sup>             | —                                 | ns |
| SCK $\downarrow \rightarrow$ SOT delay time    | tslovi          | SCK, SOT | Internal clock                            | -95                               | +95                               | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | tivshi          | SCK, SIN | operation output pin:<br>C∟ = 80 pF+1 TTL | tмськ* <sup>3</sup> +190          | —                                 | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshixi          | SCK, SIN |   | 0                                 | —                                 | ns |
| Serial clock "L" pulse width                   | tslsh           | SCK      |   | <b>3 t</b> мськ* <sup>3</sup> —tв | —                                 | ns |
| Serial clock "H" pulse width                   | tshsl           | SCK      |   | <b>t</b> мськ* <sup>3</sup> +95   | —                                 | ns |
| SCK $\downarrow \rightarrow$ SOT delay time    | <b>t</b> SLOVE  | SCK, SOT | External clock                            | _                                 | 2 <b>t</b> мськ* <sup>3</sup> +95 | ns |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | tivshe          | SCK, SIN | operation output pin:                     | 190                               | —                                 | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshixe          | SCK, SIN | C∟ = 80 pF+1 TTL                          | <b>t</b> мс∟к*³+95                | —                                 | ns |
| SCK fall time                                  | t⊧              | SCK      |   | _                                 | 10                                | ns |
| SCK rise time                                  | tR              | SCK      |   | _                                 | 10                                | ns |

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "(2) Source Clock/Machine Clock" for tMCLK.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled<sup>\*2</sup>. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


| Parameter  | arameter Symbol Pin name |          | Condition                               | Va                                | lue          | Unit |
|--|--------------------------|----------|---|-----------------------------------|--------------|------|
| Falameter  |                          |          | Condition                               | Min                               | Max          | Unit |
| Serial clock cycle time                          | tscyc                    | SCK      |   | 5 <b>t</b> MCLK <sup>*3</sup>     | _            | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time        | tshovi                   | SCK, SOT | Internal clock<br>operation output pin: | -95                               | +95          | ns   |
| $Valid\ SIN \to SCK \downarrow$                  | tivsli                   | SCK, SIN | CL = 80 pF+1 TTL                        | tмськ* <sup>3</sup> +190          | _            | ns   |
| SCK $\downarrow \rightarrow$ valid SIN hold time | tslixi                   | SCK, SIN |   | 0                                 | _            | ns   |
| Serial clock "H" pulse width                     | tshsl                    | SCK      |   | <b>3 t</b> мськ* <sup>3</sup> —tв | _            | ns   |
| Serial clock "L" pulse width                     | tslsh                    | SCK      |   | tмс∟к*³+95                        |              | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time        | <b>t</b> shove           | SCK, SOT | External clock                          | —                                 | 2 tмськ*3+95 | ns   |
| Valid SIN $ ightarrow$ SCK $\downarrow$          | tivsle                   | SCK, SIN | operation output pin:                   | 190                               | _            | ns   |
| $SCK \downarrow \to valid \ SIN \ hold \ time$   | tslixe                   | SCK, SIN | C∟ = 80 pF+1 TTL                        | <b>t</b> мс∟к*³+95                | _            | ns   |
| SCK fall time                                    | t⊧                       | SCK      |   | _                                 | 10           | ns   |
| SCK rise time                                    | tR                       | SCK      |   | _                                 | 10           | ns   |


(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "(2) Source Clock/Machine Clock" for tMCLK.





Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)


| Parameter  | Symbol         | Pin name  | Condition             | Va                            | Unit                          |      |  |
|--|----------------|-----------|-----------------------|-------------------------------|-------------------------------|------|--|
| Falameter  | Symbol         | Fininanie | Condition             | Min                           | Max                           | Unit |  |
| Serial clock cycle time                          | tscyc          | SCK       |                       | 5 <b>t</b> мськ* <sup>3</sup> | —                             | ns   |  |
| SCK $\uparrow \rightarrow$ SOT delay time        | <b>t</b> shovi | SCK, SOT  | Internal clock        | -95                           | +95                           | ns   |  |
| Valid SIN $ ightarrow$ SCK $\downarrow$          | tivsLi         | SCK, SIN  | operation output pin: | tмськ* <sup>3</sup> +190      | —                             | ns   |  |
| SCK $\downarrow \rightarrow$ valid SIN hold time | tslixi         | SCK, SIN  | C∟ = 80 pF+1 TTL      | 0                             | —                             | ns   |  |
| $SOT \to SCK \downarrow delay  time$             | tsovli         | SCK, SOT  |                       | —                             | 4 <b>t</b> мськ* <sup>3</sup> | ns   |  |

(Vcc = 5.0 V±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "(2) Source Clock/Machine Clock" for tmclk.



Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)


| Parameter                                      | Symbol | Pin name | in name Condition     |                               | Value                         |      |  |
|--|--------|----------|-----------------------|-------------------------------|-------------------------------|------|--|
| Falameter                                      |        |          | Condition             | Min                           | Max                           | Unit |  |
| Serial clock cycle time                        | tscyc  | SCK      |                       | 5 <b>t</b> MCLK <sup>*3</sup> | _                             | ns   |  |
| SCK $\downarrow \rightarrow$ SOT delay time    | tslovi | SCK, SOT | Internal clock opera- | -95                           | +95                           | ns   |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | tivshi | SCK, SIN | tion output pin:      | tмс∟к <sup>*3</sup> +190      | _                             | ns   |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshixi | SCK, SIN | C∟ = 80 pF+1 TTL      | 0                             | _                             | ns   |  |
| $SOT \to SCK \uparrow delay$ time              | tsovнi | SCK, SOT |                       | _                             | 4 <b>t</b> мськ* <sup>3</sup> | ns   |  |

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

\*1:There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


\*3: See " (2) Source Clock/Machine Clock" for tmclk.



### (7) Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Parameter   | Symbol           |      | Value |      | Unit | Remarks   |
|---|------------------|------|-------|------|------|---|
| Farameter   | Symbol           | Min  | Тур   | Max  | Unit | nemarks   |
| Release voltage   | V <sub>DL+</sub> | 2.52 | 2.7   | 2.88 | V    | At power supply rise  |
| Detection voltage   | Vdl-             | 2.42 | 2.6   | 2.78 | V    | At power supply fall  |
| Hysteresis width  | VHYS             | 70   | 100   | _    | mV   |   |
| Power supply start voltage                                    | Voff             |      | —     | 2.3  | V    |   |
| Power supply end voltage                                      | Von              | 4.9  | —     | _    | V    |   |
| Power supply voltage<br>change time<br>(at power supply rise) |                  | 1    | _     | _    | μs   | Slope of power supply that the reset release signal generates   |
|   | tr               | _    | 3000  |      | μs   | Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )   |
| Power supply voltage  |                  | 300  | _     | _    | μs   | Slope of power supply that the reset detection signal generates                                       |
| change time<br>(at power supply fall)                         | tr               | _    | 300   |      | μs   | Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> .) |
| Reset release delay time                                      | t <sub>d1</sub>  |      | —     | 300  | μs   |   |
| Reset detection delay time                                    | t <sub>d2</sub>  |      |       | 20   | μs   |   |



#### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics


 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


| Devemeter                     | O weeks at | Value       |             |             |      | Demonto   |
|-------------------------------|------------|-------------|-------------|-------------|------|---|
| Parameter                     | Symbol     | Min         | Тур         | Max         | Unit | Remarks   |
| Resolution                    |            | —           | —           | 10          | bit  |   |
| Total error                   |            | -3          | —           | +3          | LSB  |   |
| Linearity error               | —          | -2.5        | —           | +2.5        | LSB  |   |
| Differential linear<br>error  |            | -1.9        | _           | +1.9        | LSB  |   |
| Zero transition voltage       | Vот        | Vss-1.5 LSB | Vss+0.5 LSB | Vss+2.5 LSB | V    |   |
| Full-scale transition voltage | VFST       | Vcc-4.5 LSB | Vcc-2 LSB   | Vcc+0.5 LSB | V    |   |
| Compore time                  |            | 0.9         | —           | 16500       | μs   | $4.5~V \leq V_{CC} \leq 5.5~V$  |
| Compare time                  | _          | 1.8         | —           | 16500       | μs   | $4.0 \text{ V} \leq \text{Vcc} < 4.5 \text{ V}$   |
| Sampling time                 | _          | 0.6         | _           | ×           | μs   | $\begin{array}{l} 4.5 \text{ V} \leq V_{\text{CC}} \leq 5.5 \text{ V},\\ \text{with external}\\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$ |
| Sampling time                 |            | 1.2         | _           | ×           | μs   | $\begin{array}{l} 4.0 \ V \leq V_{CC} \leq 4.5 \ V, \\ \text{with external} \\ \text{impedance} < 2.4 \ k\Omega \end{array}$                        |
| Analog input current          | Iain       | -0.3        | —           | +0.3        | μA   |   |
| Analog input voltage          | VAIN       | Vss         | —           | Vcc         | V    |   |

#### (2) Notes on Using the A/D Converter

#### • External impedance of analog input and its sampling time

 The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





#### • A/D conversion error


As |Vcc-Vss| decreases, the A/D conversion error increases proportionately.


#### (3) Definitions of A/D Converter Terms

Resolution
 It indicates the level of analog variation that can be distinguished by the A/D converter.
 When the number of bits is 10, analog voltage can be divided into 2<sup>10</sup> = 1024.

- Linearity error (unit: LSB)
   It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" ← → "11 1111 1110") of the same device.
- Differential linear error (unit: LSB)
   It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





| Devenetor                                 | Value                    |             | Unit | Remarks |  |
|---|--------------------------|-------------|------|---------|--|
| Parameter                                 | Parameter Min Typ Max Un |             | Unit |         |  |
| Chip erase time                           | _                        | <b>1</b> *1 | 15*² | s       | 00 <sup>H</sup> programming time prior to erasure is excluded.             |
| Byte programming time                     | _                        | 32          | 3600 | μs      | System-level overhead is excluded.   |
| Erase/program voltage                     | 9.5                      | 10          | 10.5 | V       | The erase/program voltage must be applied to the PF2 pin in erase/program. |
| Current drawn on PF2                      | _                        | _           | 5.0  | mA      | Current consumption of PF2 pin during flash memory program/erase           |
| Erase/program cycle                       | _                        | 100000      |      | cycle   |  |
| Power supply voltage at erase/<br>program | 3.0                      | _           | 5.5  | V       |  |
| Flash memory data retention time          | 20* <sup>3</sup>         | _           | _    | year    | Average T <sub>A</sub> = +85°C   |

#### 6. Flash Memory Program/Erase Characteristics


\*1:  $T_A$  = +25°C, Vcc = 5.0 V, 100000 cycles

\*2:  $T_A = +85^{\circ}C$ ,  $V_{CC} = 4.5$  V, 100000 cycles


\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test by using the Arrhenius equation with the average temperature being +85°C).


### ■ SAMPLE ELECTRICAL CHARACTERISTICS


• Power supply current•temperature




TA=+25°C, FMP=2, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating













TA[°C]

(Continued)












• Input voltage



#### · Output voltage








### ■ MASK OPTIONS


| No. | Part Number  | MB95F204H<br>MB95F203H<br>MB95F202H<br>MB95F214H<br>MB95F213H<br>MB95F212H | MB95F204K<br>MB95F203K<br>MB95F202K<br>MB95F214K<br>MB95F213K<br>MB95F212K |  |
|-----|--|--|--|--|
|     | Selection Method   | Setting disabled   | Setting disabled   |  |
| 1   | <ul> <li>Low-voltage detection reset</li> <li>With low-voltage detection<br/>reset</li> <li>Without low-voltage detec-<br/>tion reset</li> </ul> | Without low-voltage detection reset  | With low-voltage detection reset   |  |
| 2   | <ul><li>Reset</li><li>With dedicated reset input</li><li>Without dedicated reset input</li></ul>   | With dedicated reset input   | Without dedicated reset input  |  |

### ■ ORDERING INFORMATION


| Part Number  | Package                              |
|--|--------------------------------------|
| MB95F204HP-G-SH-SNE2<br>MB95F204KP-G-SH-SNE2<br>MB95F203HP-G-SH-SNE2<br>MB95F203KP-G-SH-SNE2<br>MB95F202HP-G-SH-SNE2<br>MB95F202KP-G-SH-SNE2 | 24-pin plastic SDIP<br>(DIP-24P-M07) |
| MB95F204HPF-G-SNE2<br>MB95F204KPF-G-SNE2<br>MB95F203HPF-G-SNE2<br>MB95F203KPF-G-SNE2<br>MB95F202HPF-G-SNE2<br>MB95F202KPF-G-SNE2             | 20-pin plastic SOP<br>(FPT-20P-M09)  |
| MB95F214HPH-G-SNE2<br>MB95F214KPH-G-SNE2<br>MB95F213HPH-G-SNE2<br>MB95F213KPH-G-SNE2<br>MB95F212HPH-G-SNE2<br>MB95F212KPH-G-SNE2             | 8-pin plastic DIP<br>(DIP-8P-M03)    |
| MB95F214HPF-G-SNE2<br>MB95F214KPF-G-SNE2<br>MB95F213HPF-G-SNE2<br>MB95F213KPF-G-SNE2<br>MB95F212HPF-G-SNE2<br>MB95F212KPF-G-SNE2             | 8-pin plastic SOP<br>(FPT-8P-M08)    |


### PACKAGE DIMENSIONS







Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)





Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

### ■ MAIN CHANGES IN THIS EDITION

| Page | Section   | Change results  |  |
|------|---|---|--|
| 30   | <ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>1. Absolute Maximum Ratings</li> </ul> | Changed the characteristics of Input voltage.   |  |
| 33   | 3. DC Characteristics   | Corrected the maximum value of "H" level input voltage for PF2 pin. Vcc + 0.3 $\rightarrow$ 10.5                              |  |
| 33   |   | Corrected the maximum value of Open-drain output application voltage.<br>0.2Vcc $\rightarrow$ Vss + 5.5                       |  |
| 36   |   | Added the footnote *5.  |  |
| 39   | 4. AC Characteristics<br>(1) Clock Timing   | Added a figure of HCLK1/HCLK2.  |  |
| 42   | (2) Source Clock/Machine Clock  | Corrected the graph of Operating voltage - Operating frequency<br>(with the on-chip debug function).<br>(Corrected the pitch) |  |
| 43   | (3) External Reset  | Added "and power on" to the remarks column.   |  |
|      | 6. Flash Memory Program/Erase   | Added the row of "Current drawn on PF2".  |  |
|      | Characteristics   | Corrected the minimum value of Power supply voltage at erase/ program.<br>4.5 $\rightarrow$ 3.0                               |  |

The vertical lines marked in the left side of the page show the changes.

### **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.