16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90595G Series

MB90598G/F598G/V595G

■ DESCRIPTION

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F²MC-16LX CPU core inherits an AT architecture of the F²MC* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

* : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).

Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V)

Instruction set to optimize controller applications

Rich data types (bit, byte, word, long word)

Rich addressing mode (23 types)

Enhanced signed multiplication/division instruction and RETI instruction functions

Enhanced precision calculation realized by the 32-bit accumulator

Instruction set designed for high level language (C language) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS): Up to 10 channels

• Embedded ROM size and types

Mask ROM: 128 Kbytes Flash ROM: 128 Kbytes

Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)

Flash ROM

Supports automatic programming, Embedded Algorithm

Write/Erase/Erase-Suspend/Resume commands

A flag indicating completion of the algorithm

Hard-wired reset vector available in order to point to a fixed boot sector

Erase can be performed on each block

Block protection with external programming voltage

· Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)

Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode

Hardware stand-by mode

• Process: 0.5 μm CMOS technology

I/O port

General-purpose I/O ports: 78 ports

Push-pull output and Schmitt trigger input.

Programmable on each bit as I/O or signal for peripherals.

Timer

Watchdog timer: 1 channel

8/16-bit PPG timer: 8/16-bit × 6 channels

16-bit re-load timer: 2 channels

(Continued)

• 16-bit I/O timer

16-bit Free-run timer: 1 channel Input capture: 4 channels Output compare: 4 channels

Extended I/O serial interface: 1 channel

• UARTO

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

• UART1 (SCI)

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized serial transmission (I/O extended transmission) can be selectively used.

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)

A module for starting an external intelligent I/O service (El²OS) and generating an external interrupt which is triggered by an external input.

- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)

8/10-bit resolution can be selectively used.

Starting by an external trigger input.

FULL-CAN interface: 1 channel

Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

■ PRODUCT LINEUP


Features MB		MB90598G	MB90F598G	MB90V595G		
Classifi	ication	Mask ROM product	Flash ROM product	Evaluation product		
ROM s	ize	128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None		
RAM si	ize	4 Kbytes	4 Kbytes	6 Kbytes		
Emulate supply	or-specific power	_		None		
The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes CPU functions Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock frequency of 16 MH Interrupt processing time: 1.5 µs (at machine clock frequency of 16 MHz, minimum)						
UART0		Clock synchronized transmission (500 K/1 M/2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.				
UART1	(SCI)	Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronized transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.				
8/10-bit	t A/D converter	Conversion precision: 8/10-bit can b Number of inputs: 8 One-shot conversion mode (convert Scan conversion mode (converts two up to 8 cha Continuous conversion mode (conversion conversion mode)	s selected channel once of or more successive chan innels) erts selected channel cont	nels and can program inuously)		
8/16-bit PPG timers (6 channels)		Number of channels: 6 (8/16-bit × 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ (fsys = system clock frequency) 128μs (fosc = 4MHz: oscillation clock frequency)				
16-bit F	Reload timer	Number of channels: 2 Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System clock frequency) Supports External Event Count function				
16-bit I/O	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of compare register				
timer	Input captures	Number of channels: 4 Rewriting a register value upon a pir	n input (rising, falling, or bo	oth edges)		

Features	MB90598G	MB90F598G	MB90V595G			
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW					
Stepping motor controller (4 channels)	Four high current outputs for each char Synchronized two 8-bit PWM's for each					
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.					
Serial IO	Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first					
Watchdog timer	Reset generation interval: 3.58 ms, 14. (at oscillation of 4 MHz, minimum value		5 ms			
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics, Inc.					
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by					
Process		CMOS				
Power supply voltage for operation*2	+5 V±10 %					
Package	QFP-100 PGA-256					

^{*1:} It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.
Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

^{*2:} Varies with conditions such as the operating frequency. (See "■ ELECTRICAL CARACTERISTICS.")

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function			
82	X0	۸	Ossillator nin			
83	X1	Α	Oscillator pin			
77	RST	В	Reset input			
52	HST	С	Hardware standby input			
85 to 88	P00 to P03	G	General purpose IO			
00 10 00	IN0 to IN3	G	Inputs for the Input Captures			
89 to 92	P04 to P07	G	General purpose IO			
09 10 92	OUT0 to OUT3	G	Outputs for the Output Compares.			
02 to 00	P10 to P15	D	General purpose IO			
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators			
00	P16	Б	General purpose IO			
99	TIN1	D	TIN input for the 16-bit Reload Timer 1			
400	P17	D	General purpose IO			
100	TOT1	D	TOT output for the 16-bit Reload Timer 1			
1 to 8	P20 to P27	G	General purpose IO			
9 to 10	P30 to P31	G	General purpose IO			
12 to 16	P32 to P36	G	General purpose IO			
17	P37	D	General purpose IO			
40	P40	0	General purpose IO			
18	SOT0	G	SOT output for UART 0			
40	P41	0	General purpose IO			
19	SCK0	G	SCK input/output for UART 0			
	P42	0	General purpose IO			
20	SIN0	G	SIN input for UART 0			
0.4	P43	0	General purpose IO			
21	SIN1	G	SIN input for UART 1			
	P44	G	General purpose IO			
22	22 SCK1		SCK input/output for UART 1			
0.4	P45	6	General purpose IO			
24	SOT1	G	SOT output for UART 1			
0.5	P46	6	General purpose IO			
25	SOT2	G	SOT output for the Serial IO			
20	P47	<u> </u>	General purpose IO			
26	SCK2	G	SCK input/output for the Serial IO			

Pin no.	Pin name	Circuit type	Function		
20	P50	Б	General purpose IO		
28	SIN2	D	SIN Input for the Serial IO		
00 to 00	P51 to P54	Б	General purpose IO		
29 to 32	INT4 to INT7	D	External interrupt input for INT4 to INT7		
20	P55	Б	General purpose IO		
33	ADTG	D	Input for the external trigger of the A/D Converter		
20 to 44	P60 to P63	F	General purpose IO		
38 to 41	AN0 to AN3	E	Inputs for the A/D Converter		
40 to 40	P64 to P67	7 General purpose IO			
43 to 46	AN4 to AN7	E	Inputs for the A/D Converter		
47	P56	Б	General purpose IO		
47	TIN0	D	TIN input for the 16-bit Reload Timer 0		
40	P57	Б	General purpose IO		
48	TOT0	D	TOT output for the 16-bit Reload Timer 0		
	P70 to P73		General purpose IO		
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepper Motor Controller channel 0		
	P74 to P77		General purpose IO		
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepper Motor Controller channel 1		
	P80 to P83		General purpose IO		
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepper Motor Controller channel 2		
	P84 to P87		General purpose IO		
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepper Motor Controller channel 3		
74	P90	D	General purpose IO		
74	TX	D	TX output for CAN Interface		
75	P91	D	General purpose IO		
75	RX	D	RX input for CAN Interface		

(Continued) Pin no.	Pin name	Circuit type	Function		
_	P92		General purpose IO		
76 INT0		D	External interrupt input for INT0		
70 to 00	P93 to P95	D	General purpose IO		
78 to 80	INT1 to INT3	D	External interrupt input for INT1 to INT3		
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)		
53, 63, 73	DVss	_	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)		
34	AVcc	Power supply	Dedicated power supply pin for the A/D Converter		
37	AVss	Power supply	Dedicated ground pin for the A/D Converter		
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter		
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter		
49, 50	MD0 MD1	С	Operating mode selection input pins. These pins should be connected to Vcc or Vss.		
51	MD2	Н	Operating mode selection input pin. This pin should be connected to Vcc or Vss.		
27	С	_	External capacitor pin. A capacitor of $0.1\mu F$ should be connected to this pin and V_{SS} .		
23, 84	Vcc	Power supply	Power supply pins (5.0 V).		
11, 42, 81	Vss	Power supply	Ground pins (0.0 V).		

■ I/O CIRCUIT TYPE

Circuit Type	Circuit	Remarks
A	X1 Clock input input Hard, Soft Standby control	 Oscillation feedback resistor: 1 MΩ approx.
В	R HYS	 Hysteresis input with pull-up Resistor: 50 kΩ approx.
С	R HYS	Hysteresis input
D	V _{cc} P-ch N-ch N-ch	CMOS output CMOS Hysteresis input
E	P-ch N-ch Analog input R HYS	CMOS output CMOS Hysteresis input Analog input

Circuit Type	Circuit	Remarks		
F	P-ch High current N-ch HYS	CMOS high current output CMOS Hysteresis input		
G	Vcc P-ch N-ch R HYS R T TTL	CMOS output CMOS Hysteresis input TTL input (MB90F598G, only in Flash mode)		
Н	R HYS	Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)		

HANDLING DEVICES

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss. When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating. In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 $k\Omega$ resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (Vcc/Vss)

In products with multiple V_{∞} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between V_{cc} and V_{ss} pins near the device.



(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).


(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follows.





(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


(14) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

■ BLOCK DIAGRAM



■ MEMORY SPACE

The memory space of the MB90595G Series is shown below

	MB90V595G		MB90598G/F598	3G
FFFFFFн FF0000н	ROM (FF bank)	FFFFFн FF0000н	ROM (FF bank)	
FEFFFFн FE0000н	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	
FDFFFFн FD0000н	ROM (FD bank)			
FCFFFFH FC0000H	ROM (FC bank)			
00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bank)	
001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н	Peripheral	
	RAM 6 K	0010FFн	RAM 4 K	
000100н		000100н		
0000BFн 000000н	Peripheral	0000ВFн 000000н	Peripheral	

Memory space map

Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access $00C000_{H}$, the contents of the ROM at FFC000_H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000_H to FFFFFF_H looks, therefore, as if it were the image for 004000_{H} to $00FFFF_{H}$. Thus, it is recommended that the ROM data table be stored in the area of FF4000_H to FFFFFF_H.

■ I/O MAP

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	red		
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 0в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18н	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 _B
19н	Port 9 Direction Register	DDR9	R/W	Port 9	000000
1Ан		Reserv	red		
1Вн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111
1Сн to 1Fн		Reserv	red		
20н	Serial Mode Control Register 0	UMC0	R/W		0 0 0 0 0 1 0 0в
21н	Serial status Register 0	USR0	R/W		0 0 0 1 0 0 0 0в
22н	Serial Input/Output Data Register 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X _B
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0в
25н	Serial Control Register 1	SCR1	R/W	UART1	0 0 0 0 0 1 0 0в
26н	Serial Input/Output Data Register 1	SIDR1/ SODR1	R/W		XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		0 0 0 0 1 _ 0 0в
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в

Address	Register	Abbreviation	Access	Peripheral	Initial value
29н to 2Ан		Reserve	d		
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000в
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	0000010в
2Ен	Serial Data Register	SDR	R/W		XXXXXXXX
2Fн	Edge Selector	SES	R/W		Ов
30н	External Interrupt Enable Register	ENIR	R/W		0 0 0 0 0 0 0 0 0
31н	External Interrupt Request Register	EIRR	R/W		XXXXXXXX
32н	External Interrupt Level Register	ELVR	R/W	External Interrupt	0 0 0 0 0 0 0 0 _B
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 _B
34н	A/D Control Status Register 0	ADCS0	R/W		0 0 0 0 0 0 0 0 0
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0 _B
36н	A/D Data Register 0	ADCR0	R	A/D Converter	XXXXXXXX
37н	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 _ XX _B
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Program- mable Pulse Generator 0/1	0_000_1в
39н	PPG1 Operation Mode Control Register	PPGC1	R/W		0_00001в
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		0 0 0 0 0 0B
3Вн		Reserve	d		•
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Program-	0_0001B
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	mable Pulse	0_00001в
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	0 0 0 0 0 0B
3Fн		Reserve	d		
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Program-	0_000_1в
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	mable Pulse	0_00001B
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	0 0 0 0 0 0B
43н		Reserve	d		
44н	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Program-	0_000_1в
45н	PPG7 Operation Mode Control Register	PPGC7	R/W	mable Pulse	0_00001в
46н	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	0 0 0 0 0 0B
47н		Reserve	d		•
48н	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Program-	0_0001B
49н	PPG9 Operation Mode Control Register	PPGC9	R/W	mable Pulse	0_00001B
4Ан	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	0 0 0 0 0 0B
4Вн		Reserve	d	•	•

Address	Register	Abbreviation	Access	Peripheral	Initial value		
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_0001в		
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	0_00001в		
4Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0B		
4F _H	Reserved						
50н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 0 0 0 0 0в		
51н	Timer Control Status Register 0	TMCSR0	R/W		0000в		
52н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX		
53н	Timer 0/Reload Register 0	TMR0/ TMRLR0	R/W		XXXXXXXX		
54н	Timer Control Status Register 1	TMCSR1	R/W		0 0 0 0 0 0 0 0 0в		
55н	Timer Control Status Register 1	TMCSR1	R/W		0000в		
56н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX		
57н	Timer Register 1/Reload Register 1	TMR1/ TMRLR1	R/W		XXXXXXXX		
58н	Output Compare Control Status Register 0	OCS0	R/W	Output	0 0 0 0 0 0 _B		
59н	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	00000 _B		
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output	000000		
5Вн	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	00000 _B		
5Сн	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 0		
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	$0\;0\;0\;0\;0\;0\;0_{B}$		
5Е н	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 0 _B		
5 F н		Reserved					
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0 _B		
61н		Reserved			•		
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0 _B		
63н		Reserved			l		
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0 _B		
65н	Reserved						
66н	Timer Data Register (low-order)	TCDT	R/W	40.1%	0 0 0 0 0 0 0 0 _B		
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 _B		
68н	Timer Control Status Register	TCCS	R/W	111101	0 0 0 0 0 0 0 0 _B		
69н to 6Ен		Reserved					

Address	Register	Abbreviation	Access	Peripheral	Initial value
6Fн	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXX
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXX
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	000000
73н	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 _B
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor Controller 1	XXXXXXXX
76н	PWM1 Select Register 1	PWS11	R/W		000000 _B
77н	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 _B
78н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXX
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	000000 _B
7Вн	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0 _B
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Controller 3	XXXXXXXX
7Ен	PWM1 Select Register 3	PWS13	R/W		000000 _B
7 Fн	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0 _B
80н to 8Fн	CAN Controller.	Refer to section	about C	AN Controller	1
90н to 9Dн		Reserved	I		
9Ен	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 0в
9Fн	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0в
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0в
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1111100в
А2 н to А7 н		Reserved			1
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	100100 _B
AAн to ADн		Reserved	l		<u> </u>
АЕн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 _B
AFн		Reserved	l		•

Address	Register	Abbreviation	Access	Peripheral	Initial value
В0н	Interrupt Control Register 00	ICR00	R/W		00000111В
В1н	Interrupt Control Register 01	ICR01	R/W	Intervient controller	00000111В
В2н	Interrupt Control Register 02	ICR02	R/W	Interrupt controller	00000111В
ВЗн	Interrupt Control Register 03	ICR03	R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	R/W		00000111В
В5н	Interrupt Control Register 05	ICR05	R/W		00000111в
В6н	Interrupt Control Register 06	ICR06	R/W		00000111В
В7н	Interrupt Control Register 07	ICR07	R/W		00000111в
В8н	Interrupt Control Register 08	ICR08	R/W		00000111в
В9н	Interrupt Control Register 09	ICR09	R/W	Interrupt controller	00000111в
ВАн	Interrupt Control Register 10	ICR10	R/W	Interrupt controller	00000111в
ВВн	Interrupt Control Register 11	ICR11	R/W		00000111в
ВСн	Interrupt Control Register 12	ICR12	R/W		00000111В
ВДн	Interrupt Control Register 13	ICR13	R/W		00000111в
ВЕн	Interrupt Control Register 14	ICR14	R/W		00000111в
ВГн	Interrupt Control Register 15	ICR15	R/W		00000111в
C0н to FFн		Resei	rved		
1900н	Reload Register L	PRLL0	R/W		XXXXXXXX
1901н	Reload Register H	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXX
1902н	Reload Register L	PRLL1	R/W	Generator 0/1	XXXXXXXX
1903н	Reload Register H	PRLH1	R/W		XXXXXXXXB
1904н	Reload Register L	PRLL2	R/W		XXXXXXXX
1905н	Reload Register H	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXXB
1906н	Reload Register L	PRLL3	R/W	Generator 2/3	XXXXXXXX
1907н	Reload Register H	PRLH3	R/W		XXXXXXXX
1908н	Reload Register L	PRLL4	R/W		XXXXXXXX
1909н	Reload Register H	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXXX
190Ан	Reload Register L	PRLL5	R/W	Generator 4/5	XXXXXXXXB
190Вн	Reload Register H	PRLH5	R/W		XXXXXXXXB
190Сн	Reload Register L	PRLL6	R/W		XXXXXXXX
190Он	Reload Register H	PRLH6	R/W	16-bit Programmable Pulse	XXXXXXXX
190Ен	Reload Register L	PRLL7	R/W	Generator 6/7	XXXXXXXXB
190Fн	Reload Register H	PRLH7	R/W		XXXXXXXX

Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXXX
1911н	Reload Register H	PRLH8	R/W	16-bit Programmable	XXXXXXXX
1912н	Reload Register L	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXXB
1913н	Reload Register H	PRLH9	R/W		XXXXXXXX
1914н	Reload Register L	PRLLA	R/W	16-bit Programmable	XXXXXXXXB
1915н	Reload Register H	PRLHA	R/W	Pulse Generator A/B	XXXXXXXX
1916н	Reload Register L	PRLLB	R/W	16-bit Programmable	XXXXXXXXB
1917н	Reload Register H	PRLHB	R/W	Pulse Generator A/B	XXXXXXXX
1918н to 191Fн		Res	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXXX
1921н	Input Capture Register 0 (high-order)	IPCP0	R	lament Comture 0/4	XXXXXXXXB
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXXXB
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXX
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXXB
1925н	Input Capture Register 2 (high-order)	IPCP2	R	Input Conture 2/2	XXXXXXXX
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXXX
1927н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXX
1928н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXX
1929н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXX
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXX
192Вн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value	
192Сн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXX	
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX	
192Ен	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX	
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX	
1930н to 19FFн		Res	served			
1A00н to 1AFFн	CAN Cont	roller. Refer to	section ab	out CAN Controller		
1B00н to 1BFFн	CAN Controller. Refer to section about CAN Controller					
1С00н to 1EFFн	Reserved					
1FF0н	Program Address Detection Register 0 (low-order)				XXXXXXXX	
1FF1⊦	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXX	
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXX	
1FF3н	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXX	
1FF4⊦	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX	
1FF5н	Program Address Detection Register 1 (high-order)				XXXXXXXX	
1FF6н to 1FFFн	Reserved					

• Description for Read/Write

R/W : Readable/writable

R: Read only W: Write only

• Description of initial value

0 : the initial value of this bit is "0".

1: the initial value of this bit is "1".

X: the initial value of this bit is undefined.

_ : this bit is unused. the initial value is undefined.

Note: Addresses in the range of 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

■ CAN CONTROLLER

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

• List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
000080н	Message buffer valid register	BVALR	R/W	00000000 00000000в	
000081н	Wessage buller valid register	DVALK	17/ 77	00000000 0000000	
000082н	Transmit request register	TREQR	R/W	00000000 00000000в	
000083н	Transmit request register	TILLOIN	17/ 77	00000000 0000000	
000084н	Transmit cancel register	TCANR	W	00000000 00000000В	
000085н	Transmit cancer register	TOANK	VV	00000000 0000000	
000086н	Transmit complete register	TCR	R/W	00000000 00000000В	
000087н	Transmit complete register	TOK	17/ / /	00000000 0000000	
000088н	Receive complete register	RCR	R/W	00000000 00000000	
000089н	Treceive complete register	KOK	IX/VV	00000000 0000000	
00008Ан	Remote request receiving register	RRTRR	R/W	00000000 00000000В	
00008Вн	Tremote request receiving register	IXIXIX	IX/VV	3030000 0000000	
00008Сн	Receive overrun register	ROVRR	R/W	00000000 00000000В	
00008Dн	- Receive overruit register	KOVKK	IX/VV	00000000 0000000	
00008Ен	Receive interrupt enable register	RIER	R/W	00000000 00000000В	
00008Fн	Treceive interrupt enable register	KILK	17/ 77	00000000 0000000	
001В00н	Control status register	CSR	R/W, R	00000 00-1в	
001В01н	Control status register	CSK	N/VV, N	00000 00-18	
001В02н	Last event indicator register	LEIR	R/W	000-000в	
001В03н	Last event indicator register	LEIK	K/VV	000-000B	
001В04н	Receive/transmit error counter	RTEC	R	0000000 00000000	
001В05н	Receive/transmit enor counter	KIEC	, r	OUUUUUU UUUUUUUB	
001В06н	Bit timing register	BTR	R/W	-1111111 1111111в	
001В07н	_ bit tilling register	DIK	FX/ V V		

Address	Register	Abbreviation	Access	Initial Value
001В08н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX
001В09н	TDE Tegister	IDEN	17/ / /	AAAAAAA AAAAAAAA
001В0Ан	Transmit RTR register	TRTRR	R/W	00000000 00000000
001В0Вн	Transmit KTK register	TIXTIXIX	17/ / /	0000000 0000000B
001В0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX
001В0Dн	Remote frame receive waiting register	KEWIK	K/VV	ANNANA ANNANAB
001В0Ен	Transmit interrupt enable register	TIER	R/W	0000000 0000000-
001В0Гн	Transmit interrupt enable register	HER	K/VV	00000000 00000000В
001В10н				XXXXXXXX XXXXXXXX
001В11н	Acceptance most calcut register	AMSR	R/W	ANNANA ANNANAB
001В12н	Acceptance mask select register	AIVIOR		XXXXXXXX XXXXXXXX
001В13н				ANNANA ANNANAB
001В14н				XXXXXXXX XXXXXXXX
001В15н	Acceptance most register 0	AMDO	D/M	ANNANA ANNANAB
001В16н	Acceptance mask register o	cceptance mask register 0 AMR0 R/W		XXXXX XXXXXXXX
001В17н				
001В18н				VVVVVVV VVVVVV-
001В19н	Acceptance mask register 1	ANAD4	R/W	XXXXXXXX XXXXXXX
001В1Ан	Acceptance mask register 1	ask register 1 AMR1		VVVVV
001В1Вн				XXXXX XXXXXXXXB

• List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value	
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXXB	
001А20н				XXXXXXXX XXXXXXXX	
001А21н	ID register 0	IDR0	R/W		
001А22н	, and the second			XXXXX XXXXXXXXB	
001А23н					
001А24н				XXXXXXXX XXXXXXXX	
001А25н	ID register 1	IDR1	R/W		
001А26н	_			XXXXX XXXXXXXXB	
001А27н					
001A28н				XXXXXXXX XXXXXXXX	
001A29н	ID register 2	IDR2	R/W		
001A2Aн 001A2Bн				XXXXX XXXXXXXX	
001A2Бн 001A2Сн					
001A2Cн 001A2Dн				XXXXXXXXXXXXXXXXXB	
001A2Бн	ID register 3	IDR3	R/W		
001A2Fн				XXXXX XXXXXXXXB	
001А30н					
001А31н				XXXXXXXX XXXXXXX _B	
001А32н	ID register 4	IDR4	R/W		
001А33н				XXXXX XXXXXXXXB	
001А34н				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
001А35н	ID na nietan 5	IDDs	DAM	XXXXXXXX XXXXXXXXB	
001А36н	ID register 5	IDR5	R/W	VVVVV VVVVVVV	
001А37н				XXXXX XXXXXXXXB	
001А38н				XXXXXXXX XXXXXXXX	
001А39н	ID register 6	IDR6	R/W		
001А3Ан	Togistor o	IDINO IN/VV		XXXXX XXXXXXXX	
001А3Вн				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
001А3Сн				XXXXXXXX XXXXXXXX	
001А3Dн	ID register 7	IDR7	R/W		
001А3Ен	3			XXXXX XXXXXXXXB	
001А3Гн					

Address	Register	Abbreviation	Access	Initial Value					
001А40н				XXXXXXXX XXXXXXXX					
001А41н	ID register 8	IDR8	R/W	VVVVVVV VVVVVV					
001А42н	Tegister o	IDRO	IN/VV	XXXXX XXXXXXXXB					
001А43н				XXXX XXXXXXX					
001А44н				XXXXXXXX XXXXXXXX					
001А45н	ID register 9	IDR9	R/W	700000000000000000000000000000000000000					
001А46н	Togister 5	1510	10,00	XXXXX XXXXXXXXB					
001А47н				700000 700000000					
001А48н				XXXXXXXX XXXXXXXX					
001А49н	ID register 10	IDR10	R/W	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
001А4Ан	in regions to	.5.(10	17,44	XXXXX XXXXXXXXB					
001А4Вн				700000 700000000					
001А4Сн				XXXXXXXX XXXXXXXX					
001A4Dн	ID register 11	IDR11	R/W	700000000000000000000000000000000000000					
001А4Ен	i e regiete. Tr	.5	1,777	XXXXX XXXXXXXX _B					
001А4Гн				70000 7000000					
001А50н				XXXXXXXX XXXXXXXX					
001А51н	ID register 12	IDR12	R/W						
001А52н				XXXXX XXXXXXXXB					
001А53н									
001А54н				XXXXXXXX XXXXXXXX					
001А55н	ID register 13	IDR13	IDR13	IDR13	IDR13	IDR13	IDR13	R/W	
001А56н				XXXXX XXXXXXXXB					
001А57н									
001А58н				XXXXXXXX XXXXXXXX					
001А59н	ID register 14	IDR14	R/W						
001А5Ан				XXXXX XXXXXXXXB					
001A5Bн									
001A5Cн				XXXXXXXX XXXXXXXX					
001A5Dн	ID register 15	IDR15	R/W						
001А5Ен				XXXXX XXXXXXXXB					
001A5Fн									

• List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value	
001А60н	DLC register 0	DLCR0	R/W	XXXX _B	
001А61н	DEC register 0	DLCKU	IX/VV	XXXB	
001А62н	DLC register 1	DLCR1	R/W	XXXX _B	
001А63н	DEC register i	DECKT	17,77	XXXXB	
001А64н	DLC register 2	DLCR2	R/W	XXXX _B	
001А65н	DEC register 2	DEGINZ	10,00	XXXXB	
001А66н	DLC register 3	DLCR3	R/W	ХХХХв	
001А67н	DEO register o	BLONG	10,00	77777B	
001А68н	DLC register 4	DLCR4	R/W	XXXX _B	
001А69н	DEO register 4	BLOKT	10,00	77777B	
001А6Ан	DLC register 5	DLCR5	R/W	XXXX _B	
001А6Вн	DEG register o	BEONO	10,00	70000	
001А6Сн	DLC register 6	DLCR6	R/W	XXXX _B	
001А6Dн	DEO register o	BLOIG	10,00	VVVR	
001А6Ен	DLC register 7	DLCR7	R/W	XXXX _B	
001А6Гн	DEG register /	BEOIT	10,00	70000	
001А70н	DLC register 8	DLCR8	R/W	XXXX	
001А71н	220 Togistor 0	220110	10,77	7000	
001А72н	DLC register 9	DLCR9	R/W	XXXX _B	
001А73н	220 Togistor 0	220110	1,7,7,7	7000	
001А74н	DLC register 10	DLCR10	R/W	XXXX _B	
001А75н		2200		,,,,,,,	
001А76н	DLC register 11	DLCR11	R/W	XXXX _B	
001А77н					
001А78н	DLC register 12	DLCR12	R/W	XXXX _B	
001А79н					
001А7Ан	DLC register 13	DLCR13	R/W	XXXX _B	
001А7Вн	- 1-9				
001А7Сн	DLC register 14	DLCR14	R/W	XXXX _B	
001А7Dн	- 1-g				
001А7Ен	DLC register 15	DLCR15	R/W	XXXX _B	
001А7Гн		2231110	, * *		
001A80н to 001A87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXB to XXXXXXXXB	

Address	Register	Abbreviation	Access	Initial Value
001A88н to 001A8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB
001A90н to 001A97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXB to XXXXXXXXB
001A98н to 001A9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXB to XXXXXXXXB
001AA0н to 001AA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXB to XXXXXXXXB
001AA8н to 001AAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXB to XXXXXXXXB
001AB0н to 001AB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXB to XXXXXXXXB
001AB8н to 001ABFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB
001AC0н to 001AC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXB to XXXXXXXXB
001AC8н to 001ACFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXB to XXXXXXXXB
001AD0н to 001AD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXB to XXXXXXXXB
001AD8н to 001ADFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXB to XXXXXXXXB
001AE0н to 001AE7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXB
001AE8н to 001AEFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB
001AF0н to 001AF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB
001AF8н to 001AFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB

■ INTERRUPT SOURCE, INTERRUPT VECTOR, AND INTERRUPT CONTROL REGISTER

Intermed accord	El ² OS	Interru	pt vector	Interrupt control register		
Interrupt source	clear	Number	Address	Number	Address	
Reset	N/A	# 08	FFFFDCH			
INT9 instruction	N/A	# 09	FFFFD8 _H			
Exception	N/A	# 10	FFFFD4 _H			
CAN RX	N/A	# 11	FFFFD0 _H	ICR00	000000	
CAN TX/NS	N/A	# 12	FFFFCCH	ICRUU	0000В0н	
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8 _H	ICR01	0000В1н	
Time Base Timer	N/A	# 14	FFFFC4 _H	ICKUI	UUUUD IH	
16-bit Reload Timer 0	*1	# 15	FFFFC0 _H	ICR02	0000В2н	
8/10-bit A/D Converter	*1	# 16	FFFFBC⊢	ICRUZ	UUUUDZH	
16-bit Free-run Timer	N/A	# 17	FFFFB8 _H	ICR03	0000ВЗн	
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4 _H	ICKUS	ООООБЭН	
Serial I/O	*1	# 19	FFFFB0 _H	ICR04	0000В4н	
External Interrupt (INT4/INT5)	*1	# 20	FFFFAC⊢	ICKU4	0000В4н	
Input Capture 0	*1	# 21	FFFFA8 _H	ICR05	0000В5н	
8/16-bit PPG 0/1	N/A	# 22	FFFFA4 _H	ICKUS	ООООБЭН	
Output Compare 0	*1	# 23	FFFFA0 _H	ICR06	0000В6н	
8/16-bit PPG 2/3	N/A	# 24	FFFF9C _H	ICKUU		
External Interrupt (INT6/INT7)	*1	# 25	FFFF98⊦	ICR07	0000В7н	
Input Capture 1	*1	# 26	FFFF94 _H	ICRU/		
8/16-bit PPG 4/5	N/A	# 27	FFFF90⊦	ICR08	0000В8н	
Output Compare 1	*1	# 28	FFFF8C _H	ICKUO	ООООВОН	
8/16-bit PPG 6/7	N/A	# 29	FFFF88 _H	ICR09	0000В9н	
Input Capture 2	*1	# 30	FFFF84 _H	ICKU9	0000БЭН	
8/16-bit PPG 8/9	N/A	# 31	FFFF80 _H	ICR10	0000ВАн	
Output Compare 2	*1	# 32	FFFF7C _H	ICKIU	UUUUDAH	
Input Capture 3	*1	# 33	FFFF78 _H	ICR11	0000ВВн	
8/16-bit PPG A/B	N/A	# 34	FFFF74 _H	ICKII	ООООВЬН	
Output Compare 3	*1	# 35	FFFF70⊦	ICR12	0000ВСн	
16-bit Reload Timer 1	*1	# 36	FFFF6C _H	ICKIZ	ООООБСН	
UART 0 RX	*2	# 37	FFFF68⊦	ICR13	000080	
UART 0 TX	*1	# 38	FFFF64 _H	IUKIS	0000ВDн	
UART 1 RX	*2	# 39	FFFF60 _H	ICR14	000000	
UART 1 TX	*1	# 40	FFFF5C _H	10K14	0000ВЕн	
Flash Memory	N/A	# 41	FFFF58 _H	ICD15	OOODE	
Delayed interrupt	N/A	# 42	FFFF54 _H	ICR15	0000ВFн	

- *1: The interrupt request flag is cleared by the El²OS interrupt clear signal.
- *2: The interrupt request flag is cleared by the El²OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the El²OS interrupt clear signal.

- Notes: For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
 - At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
 - If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Davamatav	Cumbal	Rating		11	Domonico
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH/L, AVRH ≥ AVRL *1
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum Clamp Current	I CLAMP	-2.0	2.0	mΑ	*6
Maximum Total Clamp Current	∑ ICLAMP	_	20	mΑ	*6
"L" level Max. output current	lo _{L1}	_	15	mΑ	Normal output *3
"L" level Avg. output current	lolav1	_	4	mΑ	Normal output, average value *4
"L" level Max. output current	lol2	_	40	mΑ	High current output *3
"L" level Avg. output current	lolav2	_	30	mΑ	High current output, average value *4
"L" level Max. overall output current	∑lol1		100	mΑ	Total normal output
"L" level Max. overall output current	∑lol2	_	330	mΑ	Total high current output
"L" level Avg. overall output current	∑lolav1	_	50	mΑ	Total normal output, average value *5
"L" level Avg. overall output current	∑ l olav2	_	250	mA	Total high current output, average value *5
"H" level Max. output current	І он1	_	-15	mΑ	Normal output *3
"H" level Avg. output current	Іона 1	_	-4	mΑ	Normal output, average value *4
"H" level Max. output current	Іон2	_	-40	mΑ	High current output *3
"H" level Avg. output current	lohav2	_	-30	mΑ	High current output, average value *4
"H" level Max. overall output current	∑Іон₁	_	-100	mΑ	Total normal output
"H" level Max. overall output current	∑Іон₂	_	-330	mΑ	Total high current output
"H" level Avg. overall output current	\sum IOHAV1	_	-50	mΑ	Total normal output, average value *5
"H" level Avg. overall output current	∑lohav2	_	-250	mA	Total high current output, average value *5
Power consumption	Pp	_	500	mW	MB90F598G
r ower consumption	LD	_	400	mW	MB90598G
Operating temperature	TA	-40	+85	°C	
Storage temperature	Тѕтс	-55	+150	°C	

^{*1:} AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall never exceed AVRH.

^{*2:} V_I and V_O should not exceed V_{CC} + 0.3V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.


^{*3:} The maximum output current is a peak value for a corresponding pin.

^{*4:} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*5:} Total average current is an average current value observed for a 100 ms period for all corresponding pins.

(Continued)

- *6: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits :



Note: Average output current = operating current \times operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Conditions

(Vss = AVss = 0.0 V)


Parameter	Symbol	Value			Unit	Remarks
raiametei	Syllibol	Min	Тур	Max	Oilit	Kemarks
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation
Power supply voltage	AVcc	3.0		5.5	V	Maintains RAM data in stop mode
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*
Operating temperature	TA	-40		+85	°C	

^{*:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Sym- bol	Pin name	Condition	Value				Damania .
				Min	Тур	Max	Unit	Remarks
Input H voltage	Vihs	CMOS hysteresis input pin	_	0.8 Vcc		Vcc +0.3	V	
	Vінм	MD input pin	_	Vcc - 0.3	_	Vcc +0.3	V	
Input L voltage	VILS	CMOS hysteresis input pin	_	Vss - 0.3	_	0.2 Vcc	V	
	VILM	MD input pin	_	Vss - 0.3	_	Vss +0.3	V	
Output H voltage	Vон1	Output pins except P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc – 0.5	_	_	V	
	V _{OH2}	P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc – 0.5	_	_	V	
Output L voltage	V _{OL1}	Output pins except P70 to P87	Vcc = 4.5 V, $IoL1 = 4.0 mA$		_	0.4	V	
	V _{OL2}	P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OL2} = 30.0 \text{ mA}$		_	0.5	V	
Input leak current	Iц		Vcc = 5.5 V, Vss < Vı < Vcc	– 5	_	5	μΑ	
Power supply current *	Icc	Vcc	Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At normal operating	_	35	60	mA	MB90598G
				_	40	60	mA	MB90F598G
	Iccs		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep	_	11	18	mA	
	Істѕ		Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode	_	0.3	0.6	mA	
	Іссн		Vcc = 5.0 V±10%, At stop, T _A = 25°C	_		20	μΑ	
	Іссн2		Vcc = 5.0 V±10%, At Hardware stand- by mode, T _A = 25°C	_		20	μА	MB90598G
				_	50	100	μΑ	MB90F598G

(Continued)

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks
				Min	Тур	Max	Offic	Remarks
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87	_	_	5	15	pF	
		P70 to P87	_	_	15	30	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2	_	25	50	100	kΩ	

^{*:} The power supply current testing conditions are when using the external clock.


4. AC Characteristics


(1) Clock Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	,	Value	·	Unit	Remarks
Parameter	Syllibol	Pili lialile	Min	Тур	Max	Offic	Remarks
Oscillation frequency	fc	X0, X1	3	_	5	MHz	When using oscillation circuit
Oscillation cycle time	t CYL	X0, X1	200	_	333	ns	When using oscillation circuit
External clock frequency	fc	X0, X1	3	_	16	MHz	When using external clock
External clock cycle time	t CYL	X0, X1	62.5	_	333	ns	When using external clock
Frequency deviation with PLL *	Δf	_	_	_	5	%	
Input clock pulse width	Pwh, Pwl	X0	10	_	_	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	tcr, tcf	X0	_	_	5	ns	When using external clock
Machine clock frequency	fсР	_	1.5	_	16	MHz	
Machine clock cycle time	t cp	_	62.5	_	666	ns	
Flash Read cycle time	t CYL	_	_	2*tcp	_	ns	When Flash is accessed via CPU


^{*:} Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







• Example of Oscillation circuit







AC characteristics are set to the measured reference voltage values below.



(2) Reset and Hardware Standby Input


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter Sym		ol Pin name Value		Unit	Remarks		
Farameter	Syllibol	Fill Hallie	Min	Max) iii	itemarks	
			16 t _{CP} *1	_	ns	Under normal operation	
Reset input time	t RSTL	RST	Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode	
			16 tcp*1	_	ns	Under normal operation	
Hardware standby input time	t HSTL	HST	Oscillation time of oscillator*2 + 16 tcp*1	_	ms	In stop mode	

^{*1: &}quot;t_{cp}" represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μ s to several ms. In the external clock, the oscillation time is 0 ms.



(3)Power On Reset


 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condition	Va	Value		Value		Value		Remarks
Farameter	Syllibol	Fili lialile	Condition	Min	Max	Unit	iveillai kā				
Power on rise time	t R	Vcc	_	0.05	30	ms	*				
Power off time	t off	Vcc	_	50	_	ms	Due to repetitive operation				

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.




(4) UART0/1, Serial I/O Timing


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Max	Offic	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcp	_	ns	
$SCK\downarrow\RightarrowSOT$ delay time	tslov	SCK0 to SCK2, SOT0 to SOT2	Internal clock oper-	-80	80	ns	
Valid SIN ⇒ SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	ation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	100	_	ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK\downarrow\RightarrowSOT$ delay time	t sLOV	SCK0 to SCK2, SOT0 to SOT2	External clock operation output pins are	_	150	ns	
Valid SIN ⇒ SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	C _L = 80 pF + 1 TTL.	60	_	ns	
$SCK \uparrow \Rightarrow Valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • AC characteristic in CLK synchronized mode.

- C_L is load capacity value of pins when testing.
- t_{cp} (external operation clock cycle time) : see (1) Clock timing.






(5) Timer Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
i di dilletei	January Condi		Condition	Min	Max	Oilit	Remarks
Input pulse width	t тıwн	TIN0, TIN1		4 tcp		nc	
Imput puise width	t TIWL	IN0 to IN3	_	4 I CP	_	ns	



(6) Trigger Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
rarameter	Parameter Symbol Pin name	Condition	Min	Max	Oilit	Neillai ks	
Input pulse width	t TRGH	INT0 to		5 t c₽	_	ns	Under normal operation
input puise width	trrgL INT7, ADTG	, ADTG —	1		μs	In stop mode	



(7) Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(Vcc = 5.0 V\pm 10 \%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

		1	(v cc – 0.0 v -	_10 /0, v3	3 - 7 (V 33 -	- 0.0 v, i	A - +0	0 10 100 0)
Parameter Syl	Symbol	Symbol Pin name C			Value		Unit	Remarks
	Syllibol	Fill flame Condi	Condition	Min	Тур	Max	Oilit	iveillai va
Output Rise/Fall time	t _{R2}	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



5. A/D Converter

 $(Vcc = AVcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, 3.0 V \le AVRH - AVRL, T_A = -40 °C to +85 °C)$

Parameter	Sym-	Pin name		Value		Unit	Remarks
Parameter	bol Min Typ		Тур	Max	Unit	Remarks	
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL – 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V	
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH – 6.5 LSB	AVRH – 1.5 LSB	AVRH + 1.5 LSB	V	
Conversion time	_	_	_	352tcp	_	ns	
Sampling time	_	_	_	64t cp	_	ns	
Analog port input current	Iain	AN0 to AN7	-10	_	10	μΑ	
Analog input voltage range	Vain	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage range	_	AVRH	AVRL + 3.0	_	AVcc	V	
Reference voltage range	_	AVRL	0	_	AVRH – 3.0	V	
Power supply current	lΑ	AVcc	_	5	_	mA	
Power supply current	Іан	AVcc	_	_	5	μΑ	*
	IR	AVRH	_	400	600	μА	MB90V595G, MB90F598G
Reference voltage current			_	140	600	μΑ	MB90598G
	I _{RH}	AVRH	_	_	5	μΑ	*
Offset between input channels		AN0 to AN7	_	_	4	LSB	

^{*:} When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of $16 \, MHz$).



Error


The smaller the | AVRH – AVRL |, the greater the error would become relatively.

8. Flash memory• Erase and programming performance


Parameter	Condition		Value		Unit	Remarks		
rarameter	Condition	Min Typ Max			Oilit	Kemarks		
Sector erase time		_	1	15	s	MB90F598G	Excludes 00H programming prior erasure	
Chip erase time	$T_A = +25 ^{\circ}C$, $V_{CC} = 5.0 ^{\circ}V$		5	_	S	MB90F598G	Excludes 00H programming prior	
Word (16-bit) programming time		_	16	3600	μs	MB90F598G	Excludes system-level overhead	
Erase/Program cycle	_	10000	_	_	cycle			

■ EXAMPLE CHARACTERISTICS


• "H" Level Output Voltage





• "L" Level Input Voltage




• "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)











• Supply Current













■ ORDERING INFORMATION

Part number	Package	Remarks
MB90598GPF MB90F598GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V595GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

■ PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Deleted the old products, MB90598, MB90F598, and MB90V595.
_	_	Changed the series name; MB90595/595G series → MB90595G series
_	_	Changed the following erroneous name. I/O timer → 16-bit Free-run Timer
5	■ PRODUCT LINEUP	One of Standby mode name is changed. Clock mode → Watch mode
11	■ I/O CIRCUIT TYPE	Changed Pull-down resistor value of circuit type H. 50 $\Omega \to$ 50 $k\Omega$
37	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics	Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing
39		Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc $ ightarrow$ 0.2 Vcc
44	■ ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the items of "Zero transition voltage" and "Full scale transition voltage".

The vertical lines marked in the left side of the page show the changes.







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

http://www.fma.fujitsu.com/

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605

http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.